

(19) World Intellectual Property Organization  
International Bureau




(43) International Publication Date  
12 April 2001 (12.04.2001)

PCT

(10) International Publication Number  
WO 01/26263 A2

- (51) International Patent Classification<sup>7</sup>: H04J (81) Designated States (*national*): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW.
- (21) International Application Number: PCT/US00/26164
- (22) International Filing Date:  
21 September 2000 (21.09.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
09/405,367 24 September 1999 (24.09.1999) US  
09/571,349 16 May 2000 (16.05.2000) US
- (71) Applicant: KESTREL SOLUTIONS, INC. [US/US];  
2495 Leghorn Street, Mountain View, CA 94043 (US).
- (72) Inventors: PECHNER, David, A.; 5981 Vista Loop, San Jose, CA 95124 (US). NEWELL, Laurence, J.; 13890 River Ranch Circle, Saratoga, CA 95070 (US).
- (74) Agents: FARN, Michael, W. et al.; Fenwick & West LLP, Two Palo Alto Square, Palo Alto, CA 94306 (US).
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- Published:  
— Without international search report and to be republished upon receipt of that report.
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: THROUGH-TIMING OF DATA TRANSMITTED ACROSS AN OPTICAL COMMUNICATIONS SYSTEM UTILIZING FREQUENCY DIVISION MULTIPLEXING



(57) Abstract: Data is transmitted across an optical fiber communications system by modulating a stream of data into a stream of symbols (e.g., by using QAM modulation) and then frequency division multiplexing a number of symbol streams into a single high-speed channel to be transmitted across a fiber. The receiver reverses this process. In order to preserve the timing of the original data stream, on the receive side, the recovered data stream is synchronized to the received symbol stream, which in turn was synchronized to the original data stream on the transmit side. Thus, the recovered data stream is synchronized to the original data stream, preserving the original timing of the data stream.

BEST AVAILABLE COPY

WO 01/26263 A2

**THROUGH-TIMING OF DATA TRANSMITTED ACROSS AN OPTICAL  
COMMUNICATIONS SYSTEM UTILIZING FREQUENCY DIVISION  
MULTIPLEXING**

5

**BACKGROUND OF THE INVENTION**

**1. Field of the Invention**

This invention relates generally to optical fiber communications systems which use frequency division multiplexing, and more particularly, to maintaining the timing of data  
10 transmitted across such communications systems.

**2. Description of the Related Art**

As the result of continuous advances in technology, particularly in the area of networking, there is an increasing demand for communications bandwidth. For example, the growth of the Internet, home office usage, e-commerce and other broadband services is  
15 creating an ever-increasing demand for communications bandwidth. Upcoming widespread deployment of new bandwidth-intensive services, such as xDSL, will only further intensify this demand. Moreover, as data-intensive applications proliferate and data rates for local area networks increase, businesses will also demand higher speed connectivity to the wide area network (WAN) in order to support virtual private networks and high-speed Internet access.  
20 Enterprises that currently access the WAN through T1 circuits will require DS-3, OC-3, or equivalent connections in the near future. As a result, the networking infrastructure will be required to accommodate greatly increased traffic.

Optical fiber is a transmission medium that is well suited to meet this increasing demand. Optical fiber has an inherent bandwidth which is much greater than metal-based  
25 conductors, such as twisted pair or coaxial cable. There is a significant installed base of optical fibers and protocols such as SONET have been developed for the transmission of data over optical fibers. Typical communications system based on optical fibers include a transmitter, an optical fiber, and a receiver. The transmitter converts the data to be communicated into an optical form and transmits the resulting optical signal across the

optical fiber to the receiver. The receiver recovers the original data from the received optical signal. Recent advances in transmitter and receiver technology have also resulted in improvements, such as increased bandwidth utilization, lower cost systems, and more reliable service.

5        Because of its large inherent bandwidth, an optical fiber is most efficiently used when multiple users share the fiber. Typically, a number of low-speed data streams (i.e., "low-speed channels"), for example transmitted by different users, are combined into a single high-speed channel for transport across the fiber. Conversely, when the high-speed channel reaches the destination for one of the low-speed channels contained within it, the low-speed  
10    channel is extracted from the rest of the high-speed channel. For certain applications, it may also be desirable or even required that the original timing of the low-speed channel be maintained when the low-speed channel is extracted from the corresponding high-speed channel. Alternately, there may be requirements on the maximum amount of timing jitter introduced and/or propagated by the overall transmission process. Tight jitter tolerances are  
15    beneficial since excessive timing jitter can significantly degrade the performance of the network. For example, if each data bit is expected during a certain timeslot, then the timeslot must be large enough to accommodate any jitter introduced by transmission over the network. Loose jitter tolerances will result in longer timeslots required for each bit which, in turn, will mean lower data transmission rates.

20        As one example, a network may be made up of a number of nodes connected to each other by optical fiber links. Data transmitted over the network may travel from node to node over several links before reaching its final destination. Jitter tolerances in such a network may be specified on a per-link basis so that end-to-end jitter requirements will be met independent of the number of links traversed. In other words, the specification of proper per-  
25    link jitter tolerances allows each link to be designed independently of the others while still guaranteeing that end-to-end jitter requirements will be met so long as each link meets the appropriate tolerances. The accumulation of jitter is maintained within tolerances as data travels across the network.

      The GR-253 standard (e.g., see Bellcore, Synchronous Optical Network (SONET)  
30    Transport Systems: Common Generic Criteria, Generic Requirements GR-253-CORE, Issue 2, December 1995, with Revision 2, January 1999) is one example of a standard which

specifies per-link jitter timing requirements. In particular, these standards specify requirements on jitter transfer, jitter generation, and jitter tolerance. The jitter transfer requirement for a link places a maximum on the jitter at the output of the link, assuming a certain amount of jitter at the input of the link and assuming no independent jitter sources within the link. In other words, it is a requirement on the proliferation of jitter as it propagates through the link. The jitter generation requirement places a maximum on the jitter at the output of the link, assuming no jitter at the input of the link. This is a requirement on the amount of jitter generated within the link. The jitter tolerance requirement specifies how much jitter at its input a link must be able to tolerate. In other words, each link must be able to accommodate a certain amount of jitter generated by the previous link.

Whether and with what difficulty these timing requirements can be achieved will depend in part on the specific technique used to combine the low-speed channels. Two widely used approaches to combining low-speed channels are wavelength division multiplexing (WDM) and time division multiplexing (TDM).

In WDM or its more recent counterpart dense wavelength division multiplexing (DWDM), each low-speed channel is placed on an optical carrier of a different wavelength and the different wavelength carriers are combined to form the high-speed channel. Crosstalk between the low-speed channels is a major concern in WDM and, as a result, the wavelengths for the optical carriers must be spaced far enough apart (typically 50 GHz or more) so that the different low-speed channels are resolvable. As a result, the number of different optical carriers is limited and if each carrier corresponds to a low-speed channel, as is typically the case, the total number of low-speed channels is also limited. Furthermore, if the bandwidth capacity of the fiber is to be used efficiently, each low-speed channel must have a relatively high data rate due to the low number of low-speed channels. The relative complexity of the components used in WDM systems further encourages the use of high data rates for each dedicated wavelength, and hence also for each low-speed channel. For example, some current WDM systems specify data rates of 2.5 Gbps and higher for each dedicated wavelength. This typically is a drawback since, for example, many data streams occur at a much lower bit rate, such as at 155 Megabits per second (Mbps) for OC-3, and will underutilize the higher data rate specified for each dedicated wavelength.



In TDM, each low-speed channel is compressed into a certain time slot and the time slots are then combined on a time basis to form the high-speed channel. For example, in a certain period of time, the high-speed channel may be capable of transmitting 10 bits while each low-speed channel may only be capable of transmitting 1 bit. In this case, the first bit of the high-speed channel may be allocated to low-speed channel 1, the second bit to low-speed channel 2, and so on, thus forming a high-speed channel containing 10 low-speed channels. The TDM approach is strongly time-based and requires precise synchronization of the low-speed channels between nodes in a network. As a result, TDM systems typically require complex timing, leading to increased overall cost. In addition, since the low-speed channels typically are combined on a bit-by-bit (or byte-by-byte) basis, TDM systems are heavily dependent on the bit rates of the individual low-speed channels and have difficulty handling low-speed channels of different bit rates or different protocols. As yet another disadvantage, a TDM channel typically consists of a header in addition to the actual data to be transmitted. When ten low-speed channels are combined into a single high-speed channel at a 10x higher data rate using SONET TDM protocols, the headers for the ten low-speed channels and the resulting high-speed channel typically must be manipulated in order to accomplish the conversion and also to undo the conversion (e.g., SONET pointer processing). This manipulation of the headers is not always straightforward and, in some cases, can even prevent the combination of certain types of channels.

Thus, there is a need for an inexpensive node which efficiently combines a number of low-speed channels into a high-speed channel and which can efficiently maintain the original timing of the low-speed channels and also meet timing jitter requirements for each channel, even when the low-speed channels are incorporated as part of a high-speed channel. The node preferably operates independent of bit rate, format, and protocol of the various channels and is capable of handling a large number of low data rate low-speed channels.

### SUMMARY OF THE INVENTION

In accordance with the present invention, a transmitter for use in an optical fiber communications system includes a modulator, a synchronizer and a frequency division multiplexer. At least two low-speed data channels are to be transmitted across the communications system. The modulator applies a modulation, QAM modulation in a

preferred embodiment, to each of the low-speed data channels to generate a corresponding low-speed symbol channels. The synchronizer, which is coupled to the modulator, synchronizes each low-speed symbol channel with the corresponding low-speed data channel. The frequency division multiplexer, also coupled to the modulator, combines the low-speed symbol channels using frequency division multiplexing to produce an electrical high-speed channel suitable for transmission in optical form across the communications system. In a preferred embodiment, the synchronizer further includes a clock recovery module coupled to a rate-converter. The clock recovery module recovers the clock from the low-speed data channel. The rate-converter changes the frequency of the recovered clock to the frequency required for timing the low-speed symbol channel. The synchronizer ensures that this second clock is synchronized to the clock recovered from the low-speed data channel. The symbol clock is input to the modulator, where it is used to time the low-speed symbol channel, thus synchronizing the low-speed symbol channel with the low-speed data channel.

In another aspect of the invention, an analogous receiver includes a frequency division demultiplexer, a demodulator, and a synchronizer. The frequency division demultiplexer receives an electrical high-speed channel and frequency division demultiplexes it into low-speed channels, including at least two low-speed symbol channels. The demodulator is coupled to the frequency division demultiplexer and demodulates each low-speed symbol channel to recover the corresponding low-speed data channel. The synchronizer is coupled to the demodulator. It synchronizes each low-speed data channel to the corresponding low-speed symbol channel. In a preferred embodiment, the synchronizer includes a clock recovery module and a rate-converter, as in the transmitter. The clock recovery module recovers the timing of the symbol channel. The rate-converter changes the frequency of the clock to produce a data clock synchronized to the symbol clock. The data clock is used to time the low-speed data channel generated by the demodulator, thus synchronizing the low-speed data channel to the corresponding low-speed symbol channel.

Another aspect of the invention includes methods for transmitting and receiving data across an optical fiber communication system while maintaining through-timing of the data, as described above.

Synchronizing the various channels as data is transmitted across the optical fiber communications system preserves the timing of the original signal and reduces the amount of jitter introduced by the system. Working backwards from the receiver to the transmitter, the recovered low-speed data channel is synchronized to the low-speed symbol channel, which in turn is synchronized to the original low-speed data channel. Hence, the recovered low-speed data channel will be synchronized to the original low-speed data channel, preserving the original timing.

#### BRIEF DESCRIPTION OF THE DRAWING

The invention has other advantages and features which will be more readily apparent from the following detailed description of the invention and the appended claims, when taken in conjunction with the accompanying drawing, in which:

FIG. 1A is a block diagram of a fiber optic communications system 100 in accordance with the present invention;

FIG. 1B is a block diagram of another fiber optic communications system 101 in accordance with the present invention;

FIG. 2 is a flow diagram illustrating operation of system 100;

FIG. 3A-3C are frequency diagrams illustrating operation of system 100;

FIG. 4A is a block diagram of a preferred embodiment of FDM demultiplexer 225;

FIG. 4B is a block diagram of a preferred embodiment of FDM multiplexer 245;

FIG. 5A is a block diagram of a preferred embodiment of low-speed output converter 270;

FIG. 5B is a block diagram of a preferred embodiment of low-speed input converter 275;

FIG. 6A is a block diagram of a preferred embodiment of demodulator 620;

FIG. 6B is a block diagram of a preferred embodiment of modulator 640;

FIG. 7A is a block diagram of a preferred embodiment of IF down-converter 622;

FIG. 7B is a block diagram of a preferred embodiment of IF up-converter 642;

FIG. 8A is a block diagram of a preferred embodiment of RF down-converter 624;

5 and

FIG. 8B is a block diagram of a preferred embodiment of RF up-converter 644.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1A is a block diagram of a fiber optic communications system 100 in accordance  
10 with the present invention. System 100 includes a transmitter 210B coupled to a receiver  
210A by an optical fiber 104. Transmitter 210B and receiver 210A are both based on  
frequency division multiplexing (FDM). Transmitter 210B includes a modulator 640, FDM  
multiplexer 245 and E/O converter 240, coupled in series. The modulator 640 applies a  
modulation to a plurality of incoming signals 240B. The FDM multiplexer 245 combines the  
15 modulated signals into a single signal using FDM techniques. E/O converter 240 converts  
this single signal from electrical to optical form 120. The E/O converter 240 preferably  
includes an optical source, such as a laser, and an optical modulator, such as a Mach Zender  
modulator, which modulates the optical carrier produced by the optical source with an  
incoming electrical signal.

20 For convenience, the incoming signals 240B shall be referred to as low-speed data  
channels; the modulated signals produced by modulator 640 as low-speed symbol channels,  
the single signal formed by FDM multiplexer 245 as an electrical high-speed channel, and the  
final optical output 120 as an optical high-speed channel. As used in this description, a data  
channel is a stream of data whereas a symbol channel is a stream of symbols. "Data"  
25 typically refers to individual bits so, for example, a bit stream would be an example of a data  
channel. In contrast, "symbol" typically refers to a representation suitable for transmission  
over an analog transmission medium. Each symbol may represent one or more than one bit,  
depending on the modulation technique used.

Receiver 210A reverses the function performed by transmitter 210B, reconstructing the original data channels 240B at the receiver location. More specifically, receiver 120 includes an O/E converter 220, an FDM demultiplexer 225, and a demodulator 620, coupled in series. The O/E converter 220, preferably a detector such as a high-speed PIN diode, converts the incoming optical high-speed channel 120 from optical to electrical form. The frequency division demultiplexer 225 frequency division demultiplexes the electrical high-speed channel into a plurality of low-speed symbol channels, which are then demodulated by demodulator 620 to recover the original low-speed data channels 240A.

The various components in transmitter 210B and receiver 210A are controlled by their respective control systems 290. The control systems 290 preferably also have an external port to allow external control of the transmitter 210B and receiver 210A. For example, an external network management system may manage a large fiber network, including a number of transmitters 210B and receivers 210A. Alternately, a technician may connect a craft terminal to the external port to allow local control of transmitter 210B or receiver 210A, as may be desirable during troubleshooting.

Various aspects of the invention will be illustrated using the example system 100. However, the invention is not limited to this particular system 100. For example, FIG. 1B is a block diagram of another fiber optic communications system 101 also in accordance with the present invention. System 101 includes two nodes 110A and 110B, each of which includes a transmitter 210B and receiver 210A. The two nodes 110 are coupled to each other by two fibers 104A and 104B, each of which carries traffic from one node 110 to the other 110. Fiber 104A carries traffic from transmitter 210B(A) to receiver 210A(B); whereas fiber 104B carries traffic from transmitter 210B(B) to receiver 210A(A). In a preferred embodiment, the fibers 104 also carry control or other overhead signals between the nodes 110. In an alternate embodiment, the nodes 110 may be connected by a single fiber 104 which carries bidirectional traffic. In other embodiments, the nodes 110 may contain additional functionality, such as add-drop functionality, thus allowing the nodes 110 to form more complex network configurations.

FIG. 2 is a flow diagram illustrating operation of system 100. At a high level, transmitter 210B combines low-speed channels 240B into an optical high-speed channel 120 using FDM techniques (steps 318B-312B). The optical high-speed channel 120 is

transmitted across fiber 104 (steps 312). Receiver 210A then demultiplexes the received optical high-speed channel 120 into its constituent low-speed channels 240A (steps 312A-318A).

In more detail, low-speed data channels 240B are received 318B by transmitter 210B. Modulator 640 modulates 317B the low-speed data channels 240B to produce corresponding low-speed symbol channels. The low-speed symbol channels are synchronized 315B to the corresponding low-speed data channels, thus preserving the original timing of the low-speed data channels and preventing the excess accumulation of jitter. The FDM multiplexer 245 combines the symbol channels into a high-speed channel using frequency division multiplexing 316B techniques. Typically, each low-speed channel 240B is modulated on a carrier frequency distinct from all other carrier frequencies and these modulated carriers are then combined to form a single electrical high-speed channel, typically an RF signal. E/O converter 240 converts 314B the electrical high-speed channel to optical form, preferably via an optical modulator which modulates an optical carrier with the electrical high-speed channel. The optical high-speed channel 120 is transmitted 312B across fiber 104 to receiver 210A.

FIGS. 3A-3C are frequency diagrams illustrating the mapping of low-speed channels 240B to optical high-speed channel 120 in system 100. These diagrams are based on an example in which high-speed channel 120 carries 10 billion bits per second (Gbps), which is equivalent in data capacity to an OC-192 data stream. Each low-speed channel 240 is an electrical signal which has a data rate of 155 million bits per second (Mbps) and is similar to an STS-3 signal. This allows 64 low-speed channels 240 to be included in each high-speed channel 120. The invention, however, is not to be limited by this example.

FIG. 3A depicts the frequency spectrum 310 of one low-speed data channel 240B after modulation. In other words, spectrum 310 is the spectrum of the corresponding low-speed symbol channel. As mentioned previously, each low-speed data channel 240B has a data rate of 155 Mbps. In this example, the low-speed data channel 240B has been modulated and otherwise processed to produce a spectrally efficient waveform (i.e., a narrow spectrum), as will be described below. The resulting spectrum 310 has a width of approximately 72 MHz with low sidelobes. FIG. 3B is the frequency spectrum 320 of the electrical high-speed channel produced by FDM multiplexer 245. Each of the 64 low-speed

channels 240B is allocated a different frequency band and then frequency-shifted to that band. The signals are combined, resulting in the 64-lobed waveform 320. FIG. 3C illustrates the spectra 330 of the optical high-speed channel 120. The RF waveform 320 of FIG. 3B is intensity modulated. The result is a double sideband signal with a central optical carrier 340. Each sideband 350 has the same width as the RF waveform 320, resulting in a total bandwidth of approximately 11 GHz.

Receiver 210A reverses the functionality of transmitter 210B. The optical high-speed channel 120 is received 312A by the high-speed receiver 210A. O/E converter 220 converts 314A the optical high-speed channel 120A to an electrical high-speed channel, typically an RF signal. This electrical high-speed channel includes a number of low-speed symbol channels which were combined by frequency division multiplexing. FDM demultiplexer 225 frequency division demultiplexes 316A the high-speed signal to recover the low-speed symbol channels. Demodulator 620 demodulates 317A the low-speed symbol channels, thus recovering the original low-speed data channels 240A. The data channels 240A are synchronized 313A to the corresponding symbol channels, again maintaining the original timing of the low-speed channel and preventing the excess accumulation of jitter. The recovered low-speed data channels are then transmitted 318A to other destinations. The frequency spectrum of signals as they propagate through receiver 210A generally is the reverse of that shown in FIG. 3.

In a preferred embodiment, a frequency band located between the sidebands and the optical carrier 340 is allocated for control and/or administrative purposes (e.g., for downloading software updates). In system 101 of FIG. 1B, the control systems 290 for each node 110 may communicate with each other by using the control channels on the two fibers 104. For example, control signals generated at receiver 210A(B) may be communicated to transmitter 210B(A) via the control channel on fiber 104B, and vice versa. Since it is often desirable to establish initial communications between nodes 110 using the control channel before establishing the actual data links using sidebands 350, the control channel preferably has a lower data rate and is less susceptible to transmission impairments than the data carrying sidebands 350.

Note that the synchronization steps 315B and 313A preserve the original timing of the low-speed data channels 240B as they are transmitted across system 100. In particular, the

timing of a low-speed data channel 240B is transferred to the corresponding low-speed symbol channel generated by transmitter 210B because the symbol channel is synchronized 315B to the data channel 240B. On the receive side, this timing is further transferred to the recovered low-speed data channel 240A because the recovered data channel is synchronized 313A to the symbol channel. In short, the recovered data channel 240A is synchronized 313A to the symbol channel, which in turn is synchronized to the incoming data channel 240B. Thus, the entire system 100 is effectively transparent with respect to timing issues since the timing of outgoing data channel 240A effectively has the same timing as that of incoming data channel 240B.

Furthermore, the synchronization steps 315B and 313A, which maintain the original timing of each low-speed channel, occur on a low-speed channel by low-speed channel basis, either before the low-speed channels 240 have been frequency division multiplexed 316B to form the high-speed channel 120 or after the high-speed channel 120 has been frequency division demultiplexed 316A to recover the constituent low-speed channels 240. This approach simplifies the synchronization steps 315B and 313A because the timing synchronization is performed on low-speed electrical signals rather than high-speed signals 120, which would be more difficult.

The channel by channel approach is feasible because the synchronized low-speed channels are combined using frequency division multiplexing, with each low-speed channel 240 allocated a different frequency band for transmission. For example, referring again to FIG. 3, the low frequency channel 310A may enter transmitter 210B at or near baseband. FDM multiplexer 245 upshifts this channel 310A to a frequency of approximately 900 MHz. E/O converter 240 then intensity modulates this channel, resulting in two sidelobes 350A which are 900 MHz displaced from the optical carrier 340. Low-speed channel 310A propagates across fiber 104 at these particular frequencies and is then downshifted accordingly by receiver 210A. In contrast, the high frequency channel 310N is upshifted by FDM multiplexer 245 to a frequency of approximately 5436 MHz and sidelobes 350N are correspondingly displaced with respect to optical carrier 340. The use of frequency division multiplexing to combine the low-speed channels does not significantly affect the timing of the constituent low-speed channels. Hence, they may be synchronized 315B before being combined, frequency division multiplexed 316B to allow for spectrally-efficient transmission 312 across fiber 104, and then demultiplexed 316A at receiver 210A, all without significantly



affecting the original timing. In contrast, time-division multiplexing (TDM) often requires that low-speed channels be time-shifted to the correct timeslot in order to correctly combine them. Hence, synchronizing a low-speed channel before TDM multiplexing it with other low-speed channels is not particularly useful since the low-speed channel will have to be retimed as part of the TDM process, thus defeating the purpose of synchronization.

FIGS. 4-8 are more detailed block diagrams illustrating various portions of a preferred embodiment of system 100. Each of these figures includes a part A and a part B, which correspond to the receiver 210A and transmitter 210B, respectively. These figures will be explained by working along the transmitter 210B from the incoming low-speed channels 240B to the outgoing high-speed channel 120, first describing the component in the transmitter 120B (i.e., part B of each figure) and then describing the corresponding components in the 120A (i.e., part A of each figure). These figures are based on the same example as FIG. 3, namely 64 STS-3 data rate low-speed channels 240 are multiplexed into a single optical high-speed channel 120. However, the invention is not to be limited by this example or to the specific structures disclosed.

FIG. 4B is a block diagram of a preferred embodiment of transmitter 210B. In addition to the components shown in FIG. 1A, this transmitter 210B also includes a low-speed input converter 275 coupled to the modulator 620. FDM multiplexer 245 includes two stages: an IF up-converter 642 and an RF up-converter 644 coupled in series. FIGS. 5B-8B show further details of each of these respective components. Similarly, FIG. 4A is a block diagram of a preferred embodiment of receiver 210A. In addition to the components shown in FIG. 1A, this receiver 210A also includes a low-speed output converter 270 coupled to the FDM demultiplexer 225. FDM demultiplexer 225 includes an RF down-converter 624 and IF down-converter 622 coupled in series, with FIGS. 5A-8A showing the corresponding details.

FIGS. 5A-5B are block diagrams of one example of low-speed converter 270, 275, both of which maintain timing of the incoming signals. In the transmit direction, low-speed input converter 275 converts tributaries 160B to low-speed channels 240B, which have the same data rate as STS-3 signals in this embodiment. The structure of converter 275 depends on the format of the incoming tributary 160B. For example, if tributary 160B is an electrical signal then no conversion is required. If it is an optical signal, then converter 275 will perform an optical to electrical conversion.

In the example of FIG. 5B, converter 275 is designed to handle an OC-12 tributary. Converter 275 includes an O/E converter 510, CDR 512, TDM demultiplexer 514, and parallel to serial converter 516 coupled in series. The O/E converter 510 converts the incoming OC-12 tributary 160B from optical to electrical form, producing the corresponding STS-12 signal. CDR 512 performs clock and data recovery of the STS-12 signal and also determines framing for the signal. CDR 512 also converts the incoming bit stream into a byte stream. The output of CDR 512 is byte-wide, as indicated by the "x8." Demultiplexer 514 receives the signal from CDR 512 one byte at a time and byte demultiplexes the recovered STS-12 signal using time division demultiplexing (TDM) techniques. The result is four separate byte-wide signals, as indicated by the "4x8," each of which is equivalent in data rate to an STS-3 signal and with the corresponding framing. Converter 516 also converts each byte-wide signal into a serial signal at eight times the data rate, with the resulting output being four low-speed channels 240B, each at a data rate of 155 Mbps and phase-locked to the clock recovered by CDR 512 from the incoming OC-12 signal.

Low-speed input converter 270 of FIG. 5A implements the reverse functionality of converter 275, converting four 155 Mbps low-speed channels 240A into a single outgoing OC-12 tributary 160A. In particular, converter 270 includes CDR 528, FIFO 526, TDM multiplexer 524, parallel to serial converter 522, and E/O converter 520 coupled in series. CDR 528 performs clock and data recovery of each of the four incoming low-speed channels 240A, determines framing for the channels, and converts the channels from serial to byte-wide parallel. The result is four byte-wide signals entering FIFO 526. FIFO 526 is a buffer which is used to synchronize the four signals in preparation for combining them into a single STS-12 signal. Multiplexer 524 performs the actual combination using TDM, on a byte level, to produce a single byte-wide signal equivalent in data capacity to an STS-12 signal. Parallel to serial converter 522 adds STS-12 framing to complete the STS-12 signal and converts the signal from byte-wide parallel to serial. E/O converter converts the STS-12 signal to electrical form, producing the outgoing OC-12 tributary 160A which is phase-locked to the incoming clock recovered by CDR 528.

Converters 270 and 275 have been described in the context of OC-12 tributaries and low-speed channels with the same data rate as STS-3 signals, but the invention is not limited to these protocols. Alternate embodiments can vary the number, bit rate, format, and protocol of some or all of these tributaries 160 or of the low-speed channels 240. One advantage of

the FDM approach illustrated in system 100 is that the system architecture is generally independent of these parameters. For example, the tributaries 160 can comprise four 2.5 Gbps data streams, 16 622 Mbps data streams, 64 155 Mbps data streams, 192 51.84 Mbps data streams, or any other bit rate or combinations of bit rates, without requiring major changes to the architecture of system 100. Similar flexibility exists for the low-speed channels.

In one embodiment, the tributaries 160 are at data rates which are not multiples of the STS-3 data rate. In one variant, low-speed input converter 275 demultiplexes the incoming tributary 160B into some number of parallel data streams and then stuffs null data into each resulting stream such that each stream has an STS-3 data rate. For example, if tributary 160B has a data rate of 300 Mbps, converter 275 may demultiplex the tributary into four 75 Mbps streams. Each stream is then stuffed with null data to give four 155 Mbps low-speed channels. In another variant, the speed of the rest of system 100 (specifically the modulator 640 and demodulator 620 of FIG. 4) may be adjusted to match that of the tributary 160. Low-speed output converter 270 typically will reverse the functionality of low-speed input converter 275.

Referring to FIG. 6B, modulator 640 modulates the 64 incoming low-speed channels 240B to produce 64 QAM-modulated channels which are input to the IF up-converter 642. For convenience, the QAM-modulated channels shall be referred to as IF channels because they are inputs to the IF up-converter 642. They shall also be referred to as symbol channels because the modulation step converts the incoming stream of data into a corresponding stream of symbols. In this embodiment, each low-speed data channel 240 is modulated separately to produce a single low-speed symbol channel and FIG. 6B depicts the portion of modulator 640 which modulates one low-speed channel. Modulator 640 in its entirety would include 64 of the portions shown in FIG. 6B. For convenience, the single channel shown in FIG. 6B shall also be referred to as a modulator 640. Modulator 640 includes a clock and data recovery module 709 (CDR 709), FIFO 701, modulator 703, and a D/A converter 710 coupled in series. The modulator 703 further includes a Reed-Solomon encoder 702, an interleaver 704, a trellis encoder 706, a digital filter 708 coupled in series. Modulator 640 also includes a synchronizer 712 coupled between the CDR 709 and the filter 708.

Modulator 640 operates as follows. CDR 709 receives the incoming low-speed data channel 240B and recovers both a clock and data from the data channel. The clock, which shall be referred to as a data clock, is transmitted to synchronizer 712. In this embodiment, the CDR 709 includes a phase-locked loop so that the recovered data clock is phase-locked to the incoming low-speed data channel. The recovered data is transmitted to FIFO 701, where it is buffered.

The modulator 703 receives the data from FIFO 701 and generally applies a modulation, converting the data channel to a symbol channel. More specifically in this embodiment, Reed-Solomon encoder 702 encodes the low-speed channel 240B according to a Reed-Solomon code. Programmable Reed-Solomon codes are preferred for maintaining very low BER (typ. lower than  $10^{-12}$ ) with low overhead (typ. less than 10%). This is particularly relevant for optical fiber systems because they generally require low bit error rates (BER) and any slight increase of the interference or noise level will cause the BER to exceed the acceptable threshold. For example, a Reed-Solomon code of (204,188) can be applied for an error correction capability of 8 error bytes per every 204 encoded bytes.

The interleaver 704 interleaves the digital data string output by the Reed-Solomon encoder 702. The interleaving results in more robust error recovery due to the nature of trellis encoder 706. Specifically, forward error correction (FEC) codes are able to correct only a limited number of mistakes in a given block of data, but convolutional encoders such as trellis encoder 706 and the corresponding decoders tend to cause errors to cluster together. Hence, without interleaving, a block of data which contained a large cluster of errors would be difficult to recover. However, with interleaving, the cluster of errors is distributed over several blocks of data, each of which may be recovered by use of the FEC code. Convolution interleaving of depth 0 is preferred in order to minimize latency.

The trellis encoder 706 applies a QAM modulation, preferably 16 state QAM modulation, to the digital data stream output by the interleaver 704. The result typically is a complex baseband signal, representing the in-phase and quadrature (I and Q) components of a QAM-modulated signal. Trellis encoder 706 implements the QAM modulation digitally and the resulting QAM modulated signal is digitally filtered by filter 708 in order to reduce unwanted sidelobes and then converted to the analog domain by D/A converter 710.

Synchronizer 712 receives the data clock generated by CDR 709 and generates a symbol clock synchronized to the data clock. The symbol clock is used to time the output of modulator 703. In this way, the low-speed symbol channel generated by modulator 703 will be synchronized to the incoming low-speed data channel 240B, thus preserving the original timing information and preventing the excess accumulation of jitter. More specifically, in this embodiment, the incoming data channel 240B has a bit rate of 155 Mbps. Since 16 state QAM modulation and error correction is used, every three data bits are converted into one symbol so the corresponding symbol channel has a symbol rate of 56.5 million symbols per second. Similarly, the recovered data clock has a clock rate of 155 MHz while the corresponding symbol clock has a rate of 56.5 MHz. The synchronizer 712 includes a rate-converter which converts the rate of the data clock to that of the symbol clock, thus generating the symbol clock. The synchronizer 712 also includes a phase-locked loop which ensures that the symbol clock is synchronized to the data clock. The output of the synchronizer 712 is coupled to a timing control input for modulator 703. Hence, the symbol clock is used to time the output of symbols from modulator 703, thus ensuring that the resulting low-speed symbol channel is synchronized to the incoming low-speed data channel 240B.

The resulting low-speed symbol channel is a pair of differential signals, representing the I and Q components of the QAM-modulated signal, which are synchronized to the original data channel. In alternate embodiments, the QAM modulation may be implemented using analog techniques.

Referring to FIG. 6A, demodulator 620 reverses the functionality of modulator 640, recovering a low-speed channel 240A from an incoming low-speed symbol channel (i.e., analog I and Q components in this embodiment) received from the IF down-converter 622. Demodulator 620 includes an A/D converter 720, a symbol and clock recovery module 723, demodulator 725, and FIFO 732 coupled in series. The demodulator 725 further includes an equalizer 724, trellis decoder 726, deinterleaver 728, and Reed-Solomon decoder 730 in series. The symbol and clock recovery module 723 includes a digital Nyquist filter 722 and a synchronizer 734 which forms a loop with Nyquist filter 722. Demodulator 620 further includes another synchronizer 736 which is coupled between clock recovery module 723 and FIFO 732.

Demodulator 620 operates as FIG. 6A would suggest. The A/D converter 720 converts the incoming symbol channel to digital form. The recovery module 723 recovers symbols and timing from the symbol channel. Nyquist filter 722, synchronized by synchronizer 734, reduces unwanted artifacts from the A/D conversion, with the recovered symbols transmitted to demodulator 725. The recovered clock, which shall be referred to as a symbol clock, is phase-locked to the received low-speed symbol channel by a phase-locked loop in module 723 and is transmitted to synchronizer 736.

Equalizer 724 applies equalization to the filtered symbols, for example to compensate for distortions introduced in the IF signal processing. Trellis decoder 726 converts the I and Q complex signals to a digital stream and deinterleaver 728 reverses the interleaving process. Reed-Solomon decoder 730 reverses the Reed-Solomon encoding, correcting errors which have occurred. The recovered data is buffered into FIFO 732.

Synchronizer 736 times the release of data from FIFO 732, ensuring that the resulting low-speed data channel is synchronized to the incoming low-speed symbol channel. In this embodiment, synchronizer 736 includes a rate-converter followed by a frequency multiplier. The recovered symbol clock has a rate of 56.5 MHz. The rate-converter changes this rate to 19.44 MHz. The frequency multiplier performs a times eight to generate a data clock of frequency 155.5 MHz. Phase-locked loops in both the rate-converter and the frequency multiplier ensure that the data clock is phase-locked to the symbol clock, which is also phase-locked to the received symbol channel.

Considering FIGS. 5B, 6B, 6A and 5A together, note that end-to-end timing is preserved through the use of synchronizers, specifically phase-locked loops in this embodiment although other types of synchronizers may be used. Working backwards from the receive-side to the transmit-side, in FIG. 5A, the CDR 528 ensures that the outgoing tributary 160A is synchronized to the incoming low-speed data channels 240A. In FIG. 6A, the timed FIFO 732 ensures that the recovered low-speed data channel 240A is synchronized to the receive-side data clock generated by synchronizer 736. Synchronizer 736 ensures that this data clock is synchronized to the receive-side symbol clock. Clock recovery module 723 ensures that the symbol clock is synchronized to the received low-speed symbol channel. On the transmit side, in FIG. 6B, modulator 703 ensures that the outgoing low-speed symbol channel is synchronized to the symbol clock generated by synchronizer 712. Synchronizer

712 ensures that the symbol clock is synchronized to the data clock. Clock recovery module 709 ensures that the data clock is synchronized to the received low-speed data channel 240B. In FIG. 5B, CDR 512 ensures that the low-speed data channels 240B are synchronized to the incoming tributary 160B. Thus, the recovered low-speed data channels 240A will maintain the original timing of low-speed data channels 240B, and the recovered tributaries 160A will also maintain the original timing of incoming tributaries 160B.

Referring again to transmitter 210B, IF up-converter 642 receives the 64 low-speed symbol channels from modulator 640. Together, IF up-converter 642 and RF up-converter 644 combine these 64 symbol channels into a single RF signal using FDM techniques. In essence, each of the low-speed symbol channels (or equivalently, each of the 64 low-speed data channels 240B) is allocated a different frequency band within the RF signal. The allocation of frequency bands shall be referred to as the frequency mapping, and, in this embodiment, the symbol channels may also be referred to as IF channels since they are inputs to IF up-converter 642 or as FDM channels since they are the channels which are FDM multiplexed together. The multiplexing is accomplished in two stages. IF up-converter 642 first combines the 64 IF channels into 8 RF channels, so termed because they are inputs to the RF up-converter 644. In general, the terms "IF" and "RF" are used throughout as labels rather than, for example, indicating some specific frequency range. RF up-converter 644 then combines the 8 RF channels into the single RF signal, also referred to as the electrical high-speed channel.

Referring to FIG. 7B, IF up-converter 642 includes eight stages (identical in this embodiment, but not necessarily so), each of which combines 8 IF channels into a single RF channel. FIG. 7B depicts one of these stages, which for convenience shall be referred to as an IF up-converter 642. IF up-converter 642 includes eight frequency shifters and a combiner 812. Each frequency shifter includes a modulator 804, a variable gain block 806, a filter 808, and a power monitor 810 coupled in series to an input of the combiner 812.

IF up-converter 642 operates as follows. Modulator 804 receives the IF channel and also receives a carrier at a specific IF frequency (e.g., 1404 MHz for the top frequency shifter in FIG. 7B). Modulator 804 modulates the carrier by the IF channel. The modulated carrier is adjusted in amplitude by variable gain block 806, which is controlled by the corresponding control system 290, and bandpass filtered by filter 808. Power monitor 810 monitors the

power of the gain-adjusted and filtered signal, and transmits the power measurements to control system 290.

In a preferred embodiment, each IF channel has a target power level based on the estimated gain due to transmission through system 100. Control system 290 adjusts the gain applied by variable gain block 806 so that the actual power level, as measured by power monitor 810, matches the target power level. The target power level may be determined in any number of ways. For example, the actual power level may be required to fall within a certain power range or be required to always stay above a minimum acceptable power. Alternately, it may be selected to maintain a minimum channel error rate or to maintain a channel error rate within a certain range. In this embodiment, variable gain block 806 adjusts the power of each low-speed channel 240.

The inputs to combiner 812 are QAM-modulated IF signal at a specific frequency. However, each frequency shifter uses a different frequency (e.g., ranging in equal increments from 900 MHz to 1404 MHz in this example) so combiner 812 simply combines the 8 incoming QAM-modulated signal to produce a single signal (i.e., the RF channel) containing the information of all 8 incoming IF channels. In this example, the resulting RF channel covers the frequency range of 864-1440 MHz.

Referring to FIG. 8B, RF up-converter 644 is structured similar to IF up-converter 642 and performs a similar function combining the 8 RF channels received from the IF up-converter 642 just as each IF up-converter combines the 8 IF channels received by it. In more detail, RF up-converter 644 includes eight frequency shifters and a combiner 912. Each frequency shifter includes a mixer 904, various gain blocks 906, and various filter 908 coupled in series to an input of the combiner 912.

RF up-converter 644 operate as follows. Mixer 904 mixes one of the RF channels with a carrier at a specific RF frequency (e.g., 4032 MHz for the top frequency shifter in FIG. 8B), thus frequency upshifting the RF channel to RF frequencies. Gain blocks 906 and filters 908 are used to implement standard amplitude adjustment and frequency filtering. For example, in FIG. 8B, one filter 908 bandpass filters the incoming RF channel and another bandpass filters the produced RF signal, both filters for suppressing artifacts outside the frequency range of interest. Each frequency shifter uses a different frequency (e.g., ranging in equal increments from 0 to 4032 MHz in this example) so combiner 912 simply combines



the 8 incoming RF signals to produce the single electrical high-speed channel containing the information of all 8 incoming RF channels or, equivalently, all 64 IF channels received by IF up-converter 642. In this example, the electrical high-speed channel covers the frequency range of 864-5472 MHz.

5 RF down-converter 624 and IF down-converter 622 implement the reverse functionalities, splitting the RF signal into its 8 constituent RF channels and then splitting each RF channel into its 8 constituent IF channels, respectively, thus producing 64 IF channels (i.e., FDM channels) to be received by demodulator 620.

Referring to FIG. 8A, RF down-converter 624 includes a splitter 920 coupled to eight  
10 frequency shifters. Each frequency shifter includes a mixer 924, various gain blocks 926, and various filters 928 coupled in series. Splitter 920 splits the incoming electrical high-speed channel into eight different RF signals and each frequency shifter recovers a different constituent RF channel from the RF signal it receives. Mixer 924 mixes the received RF signal with a carrier at a specific RF frequency (e.g., 4032 MHz for the top frequency shifter  
15 in FIG. 8A), thus frequency downshifting the RF signal to its original IF range (e.g., 864-1440 MHz). Filter 928 then filters out this specific IF frequency range. Each frequency shifter uses a different RF frequency with mixer 924 and thus recovers a different RF channel. The output of RF down-converter 624 is the 8 constituent RF channels.

IF down-converter 622 of FIG. 7A operates similarly. It includes a splitter 820 and 8  
20 frequency shifters, each including a bandpass filter 822, variable gain block 823, demodulator 824, and power monitor 826. Splitter 820 splits the incoming RF channel into eight signals, from which each frequency shifter will recover a different constituent IF channel. Filter 822 isolates the frequency band within the RF channel which contains the IF channels of interest. Demodulator 824 recovers the IF channel by mixing with the corresponding IF carrier. The  
25 resulting 64 IF channels are input to demodulator 620.

Variable gain block 823 and power monitor 826 control the power level of the resulting IF channel. In a preferred embodiment, each IF channel is output from IF down-converter 622 at a target power in order to enhance performance of the rest of the receiver 210A. Power monitor 826 measures the actual power of the IF channel, which is used to  
30 adjust the gain applied by variable gain block 823 in order to match the actual and target power levels.

Many other implementations which achieve the same functionality as the devices in FIGS. 4-8 will be apparent. For example, referring to FIG. 8B, note that the bottom channel occupies the frequency spectrum from 864-1440 MHz and, therefore, no mixer 904 is required. As another example, note that the next to bottom channel is frequency up shifted from the 864-1440 MHz band to the 1440-2016 MHz. In a preferred approach, this is not accomplished in a single step by mixing with a 576 MHz signal. Rather, the incoming 864-1440 MHz signal is frequency up shifted to a much higher frequency range and then frequency down shifted back to the 1440-2016 MHz range. This avoids unwanted interference from the 1440 MHz end of the original 864-1440 MHz signal. For example, referring to FIG. 7B, in a preferred embodiment, the filters 808 are not required due to the good spectral characteristics of the signals at that point. A similar situation may apply to the other filters shown throughout, or the filtering may be achieved by different filters and/or filters placed in different locations. Similarly, amplification may be achieved by devices other than the various gain blocks shown. In a preferred embodiment, both RF down-converter 624 and RF up-converter 644 do not contain variable gain elements. As one final example, in FIGS. 4-8, some functionality is implemented in the digital domain while other functionality is implemented in the analog domain. This apportionment between digital and analog may be different for other implementations. Other variations will be apparent.

The FDM aspect of preferred embodiment 400 has been described in the context of combining 64 low-speed channels 240 into a single optical high-speed channel 120. The invention is in no way limited by this example. Different total numbers of channels, different data rates for each channel, different aggregate data rate, and formats and protocols other than the STS/OC protocol are all suitable for the current invention. In fact, one advantage of the FDM approach is that it is easier to accommodate low-speed channels which use different data rates and/or different protocols. In other words, some of the channels 240B may use data rate A and protocol X; while others may use data rate B and protocol Y, while yet others may use data rate C and protocol Z. In the FDM approach, each of these may be allocated to a different carrier frequency and they can be straightforwardly combined so long as the underlying channels are not so wide as to cause the different carriers to overlap. In contrast, in the TDM approach, each channel is allocated certain time slots and, essentially, will have to be converted to a TDM signal before being combined with the other channels.

Another advantage is lower cost. The FDM operations may be accomplished with low-cost components commonly found in RF communication systems. Additional cost savings are realized since the digital electronics such as modulator 640 and demodulator 620 operate at a relatively low data rate compared to the aggregate data rate. The digital electronics need only operate as fast as the data rate of the individual low-speed channels 240. This is in contrast to TDM systems, which require a digital clock rate that equals the aggregate transmission rate. For OC-192, which is the data rate equivalent to the high-speed channels 120 in system 100, this usually requires the use of relatively expensive gallium arsenide integrated circuits instead of silicon.

Moving further along transmitter 210B, E/O converter 240 preferably includes an optical source and an external optical modulator. Examples of optical sources include solid state lasers and semiconductor lasers. Example external optical modulators include Mach Zender modulators and electro-absorptive modulators. The optical source produces an optical carrier, which is modulated by the electrical high-speed channel as the carrier passes through the modulator. The electrical high-speed channel may be predistorted in order to increase the linearity of the overall system. Alternatively, E/O converter 240 may be an internally modulated laser. In this case, the electrical high-speed channel drives the laser, the output of which will be a modulated optical beam (i.e., the optical high-speed channel 120B).

The wavelength of the optical high-speed channel may be controlled using a number of different techniques. For example, a small portion of the optical carrier may be extracted by a fiber optic splitter, which diverts the signal to a wavelength locker. The wavelength locker generates an error signal when the wavelength of the optical carrier deviates from the desired wavelength. The error signal is used as feedback to adjust the optical source (e.g., adjusting the drive current or the temperature of a laser) in order to lock the optical carrier at the desired wavelength. Other approaches will be apparent.

The counterpart on the receiver 210A is O/E converter 220, which typically includes a detector such as an avalanche photo-diode or PIN-diode. In an alternate approach, O/E converter 220 includes a heterodyne detector. For example, the heterodyne detector may include a local oscillator laser operating at or near the wavelength of the incoming optical high-speed channel 120A. The incoming optical high-speed channel and the output of the local oscillator laser are combined and the resulting signal is detected by a photodetector.

The information in the incoming optical high-speed channel can be recovered from the output of the photodetector. One advantage of heterodyne detection is that the thermal noise of the detector can be overcome and shot noise limited performance can be obtained without the use of fiber amplifiers.

5 The modularity of the FDM approach also makes the overall system more flexible and scaleable. For example, frequency bands may be allocated to compensate for fiber characteristics. For a 70 km fiber, there is typically a null around 7 GHz. With the FDM approach, this null may be avoided simply by not allocating any of the frequency bands around this null to any low-speed channel 240. As a variant, each of the frequency bands  
10 may be amplified or attenuated independently of the others, for example in order to compensate for the transmission characteristics of that particular frequency band.

Various design tradeoffs are inherent in the design of a specific embodiment of an FDM-based system 100 for use in a particular application. For example, the type of Reed Solomon encoding may be varied or other types of forward error correction codes (or none at  
15 all) may be used, depending on the system margin requirements. As another example, in one variation of QAM, the signal lattice is evenly spaced in complex signal space but the total number of states in the QAM constellation is a design parameter which may be varied. The optimal choices of number of states and other design parameters for modulator/demodulator 640/620 will depend on the particular application. Furthermore, the modulation may differ  
20 on some or all of the low speed channels. For example, some of the channels may use PSK modulation, others may use 16-QAM, others may use 4-QAM, while still others may use an arbitrary complex constellation. The choice of a specific FDM implementation also involves a number of design tradeoffs, such as the choices of intermediate frequencies, whether to implement components in the digital or in the analog domain, and whether to use multiple  
25 stages to achieve the multiplexing.

As a numerical example, in one embodiment, a (187,204) Reed-Solomon encoding may be used with a rate 3/4 16-QAM trellis code. The (187,204) Reed-Solomon encoding transforms 187 bytes of data into 204 bytes of encoded data and the rate 3/4 16-QAM trellis code transforms 3 bits of information into a single 16-QAM symbol. In this example, a  
30 single low-speed channel 240B, which has a base data rate of 155 Mbps would require a symbol rate of  $155 \text{ Mbps} \times (204/187) \times (1/3) = 56.6 \text{ Megasymbols per second}$ . Including an

adequate guard band, a typical frequency band would be about 72 MHz to support this symbol rate. Suppose, however, that it is desired to decrease the bandwidth of each frequency band. This could be accomplished by changing the encoding and modulation. For example, a (188,205) Reed-Solomon code with a rate 5/6 64-QAM trellis code would require  
5 a symbol rate of  $155 \text{ Mbps} \times (205/188) \times (1/5) = 33.9 \text{ Megasymbols per second}$  or 43 MHz frequency bands, assuming proportional guard bands. Alternately, if 72 MHz frequency bands were retained, then the data rate could be increased.

As another example, an optical modulator 240 with better linearity will reduce unwanted harmonics and interference, thus increasing the transmission range of system 100.  
10 However, optical modulators with better linearity are also more difficult to design and to produce. Hence, the optimal linearity will depend on the particular application. An example of a system-level tradeoff is the allocation of signal power and gain between the various components. Accordingly, many aspects of the invention have been described in the context of certain preferred embodiments but it should be understood that the invention is not to be  
15 limited by these specific examples.

It should be noted that the embodiments described above are exemplary only and many other alternatives will be apparent. For example, in the embodiments discussed above, the low-speed channels 240 were combined into an electrical high-speed channel using solely frequency division multiplexing. For example, each of the 64 low-speed channels 240B was  
20 effectively placed on a carrier of a different frequency and these 64 carriers were then effectively combined into a single electrical high-speed channel solely on the basis of different carrier frequencies. This is not meant to imply that the invention is limited solely to frequency division multiplexing to the exclusion of all other approaches for combining signals. In fact, in alternate embodiments, other approaches may be used in conjunction with  
25 frequency division multiplexing. For example, in one approach, 64 low-speed channels 240B may be combined into a single high-speed channel 120 in two stages, only the second of which is based on frequency division multiplexing. In particular, 64 low-speed channels 240B are divided into 16 groups of 4 channels each. Within each group, the 4 channels are combined into a single signal using 16-QAM (quadrature amplitude modulation). The  
30 resulting QAM-modulated signals are frequency-division multiplexed to form the electrical high-speed channel.

As another example, it should be clear that the tributaries 160 may themselves be combinations of signals. For example, some or all of the OC-3/OC-12 tributaries 160 may be the result of combining several lower data rate signals, using either frequency division multiplexing or other techniques. In one approach, time division multiplexing may be used to  
5 combine several lower data rate signals into a single OC-3 signal, which serves as a tributary 160.

As a final example, frequency division multiplexing has been used in all of the preceding examples as the method for combining the low-speed channels 240 into a high-speed channel 120 for transmission across optical fiber 104. Other approaches could also be  
10 used. For example, the low-speed channels 240 could be combined using wavelength division multiplexing, in which the combining of channels occurs in the optical domain rather than in the electrical domain. Many of the principles described above may also be applied to the wavelength division multiplexing approach.

Although the invention has been described in considerable detail with reference to  
15 certain preferred embodiments thereof, other embodiments are possible. Therefore, the scope of the appended claims should not be limited to the description of the preferred embodiments contained herein.

WHAT IS CLAIMED IS:

1

1 1. In an optical fiber communications system, a method for maintaining through-timing  
2 of data transmitted across the communications system, the method comprising:

3 receiving at least two low-speed data channels;

4 modulating each low-speed data channel to generate a corresponding low-speed  
5 symbol channel;

6 synchronizing each low-speed symbol channel to the corresponding low-speed data  
7 channel; and

8 frequency division multiplexing the low-speed symbol channels to produce an  
9 electrical high-speed channel for transmission in optical form across the  
10 communications system.

1 2. The method of claim 1 wherein the low-speed data channels conform to a SONET  
2 protocol.

1 3. The method of claim 1 wherein the low-speed data channels are characterized by at  
2 least two different data rates.

1 4. The method of claim 1 wherein the low-speed data channels are characterized by at  
2 least two different communications protocols.

1 5. The method of claim 1 wherein the step of modulating each low-speed data channel  
2 comprises applying a QAM modulation to each low-speed data channel.

1 6. The method of claim 1 wherein the step of modulating each low-speed data channel  
2 comprises applying at least two different types of modulation to the low-speed data channels.

1 7. The method of claim 1 wherein the step of synchronizing each low-speed symbol  
2 channel to the corresponding low-speed data channel comprises:

3 receiving a data clock representative of a timing of the low-speed data channel;

4 synchronizing a symbol clock to the data clock; and

5 timing the corresponding low-speed symbol channel with the symbol clock.

1 8. The method of claim 7 wherein the step of receiving a data clock comprises:  
2 recovering the data clock from the received low-speed data channel.

1 9. The method of claim 8 wherein the step of receiving a data clock further  
2 comprises:

3 phase-locking the recovered data clock to the low-speed data channel.

1 10. The method of claim 8 wherein the step of synchronizing the symbol clock to the data  
2 clock comprises:

3 rate-converting the data clock to generate the symbol clock.

1 11. The method of claim 7 wherein the step of synchronizing the symbol clock to the data  
2 clock comprises:

3 phase-locking the symbol clock to the data clock.

1 12. The method of claim 7 wherein the step of timing the corresponding low-speed  
2 symbol channel with the symbol clock comprises:

3 recovering data from the low-speed data channel;

4 buffering the recovered data;

5 converting the recovered data to symbols; and

6 transmitting the symbols according to the symbol clock to generate the low-speed  
7 symbol channel.

1 13. The method of claim 1 further comprising:

2 converting the electrical high-speed channel to an optical high-speed channel;

3 transmitting the optical high-speed channel across a fiber;

4 receiving the optical high-speed channel;

5 converting the received optical high-speed channel to a receive-side electrical high-  
6 speed channel;

7 frequency division demultiplexing the receive-side electrical high-speed channel into  
8 receive-side low-speed channels including at least two receive-side low-speed  
9 symbol channels;

10 demodulating each receive-side low-speed symbol channel to generate a

11 corresponding receive-side low-speed data channel; and

12 synchronizing each receive-side low-speed data channel to the corresponding receive-  
13 side low-speed symbol channel.



1 14. The method of claim 13 wherein the step of synchronizing each receive-side low-  
2 speed data channel to the corresponding receive-side low-speed symbol channel comprises:  
3 receiving a receive-side symbol clock representative of a timing of the receive-side  
4 low-speed symbol channel;  
5 synchronizing a receive-side data clock to the receive-side symbol clock; and  
6 timing the corresponding receive-side low-speed data channel with the receive-side  
7 data clock.

1 15. The method of claim 14 wherein the step of receiving a receive-side symbol clock  
2 comprises:  
3 recovering the receive-side symbol clock from the receive-side low-speed symbol  
4 channel.

1 16. The method of claim 15 wherein the step of synchronizing the receive-side data clock  
2 to the receive-side symbol clock comprises:  
3 rate-converting the receive-side symbol clock to generate the receive-side data clock.

1 17. In an optical fiber communications system, a method for maintaining through-timing  
2 of data transmitted across the communications system, the method comprising:  
3 receiving an electrical high-speed channel transmitted in optical form across the  
4 communications system;  
5 frequency division demultiplexing the electrical high-speed channel into low-speed  
6 channels including at least two low-speed symbol channels;  
7 demodulating each low-speed symbol channel to generate a corresponding low-speed  
8 data channel; and  
9 synchronizing each low-speed data channel to the corresponding low-speed symbol  
10 channel.

1 18. The method of claim 17 wherein the low-speed data channels conform to a SONET  
2 protocol.

1 19. The method of claim 17 wherein the step of demodulating each low-speed data  
2 channel comprises applying a QAM demodulation to each low-speed data channel.

- 1 20. The method of claim 17 wherein the step of synchronizing each low-speed data  
2 channel to the corresponding low-speed symbol channel comprises:  
3 receiving a symbol clock representative of a timing of the low-speed symbol channel;  
4 synchronizing a data clock to the symbol clock; and  
5 timing the corresponding low-speed data channel with the data clock.
- 1 21. The method of claim 20 wherein the step of receiving a symbol clock comprises:  
2 recovering the symbol clock from the received low-speed symbol channel.
- 1 22. The method of claim 21 wherein the step of receiving a symbol clock further  
2 comprises:  
3 phase-locking the recovered symbol clock to the low-speed symbol channel.
- 1 23. The method of claim 21 wherein the step of synchronizing the data clock to the  
2 symbol clock comprises:  
3 rate-converting the symbol clock to generate the data clock.
- 1 24. The method of claim 20 wherein the step of synchronizing the data clock to the  
2 symbol clock comprises:  
3 phase-locking the data clock to the symbol clock.
- 1 25. The method of claim 20 wherein the step of timing the corresponding low-speed data  
2 channel with the data clock comprises:  
3 recovering symbols from the low-speed symbol channel;  
4 buffering the recovered symbols;  
5 converting the recovered symbols to data; and  
6 transmitting the data according to the data clock to generate the low-speed data  
7 channel.
- 1 26. An optical fiber communications system for maintaining through-timing of data  
2 transmitted across the communications system, the communications system comprising:  
3 a modulator for modulating each of at least two low-speed data channels to generate a  
4 corresponding low-speed symbol channel;  
5 a synchronizer coupled to the modulator for synchronizing each low-speed symbol  
6 channel to the corresponding low-speed data channel; and

7 a frequency division multiplexer coupled to the modulator for frequency division  
8 multiplexing the low-speed symbol channels to produce an electrical high-  
9 speed channel for transmission in optical form across the communications  
10 system.

1 27. The communications system of claim 26 wherein the low-speed data channels  
2 conform to a SONET protocol.

1 28. The communications system of claim 26 wherein the low-speed data channels are  
2 characterized by at least two different data rates.

1 29. The communications system of claim 26 wherein the low-speed data channels are  
2 characterized by at least two different communications protocols.

1 30. The communications system of claim 26 wherein the modulator comprises:  
2 a QAM modulator for applying a QAM modulation to each low-speed data channel.

1 31. The communications system of claim 26 wherein the modulator comprises:  
2 at least two modulators in parallel for applying at least two different types of  
3 modulation to the low-speed data channels.

1 32. The communications system of claim 26 wherein:  
2 the synchronizer is further for receiving a data clock representative of a timing of the  
3 low-speed data channel and synchronizing a symbol clock to the data clock;  
4 and  
5 the modulator includes a timing control input coupled to receive the symbol clock  
6 from the synchronizer for timing the corresponding low-speed symbol channel  
7 with the symbol clock.

1 33. The communications system of claim 32 further comprising:  
2 a clock recovery module coupled to transmit the data clock to the synchronizer, the  
3 clock recovery module for recovering the data clock from the received low-  
4 speed data channel.

1 34. The communications system of claim 33 wherein the clock recovery module includes:  
2 a phase-locked loop for phase-locking the recovered data clock to the low-speed data  
3 channel.

1 35. The communications system of claim 33 wherein the synchronizer comprises:  
2 a rate-converter for rate-converting the data clock to generate the symbol clock.

1 36. The communications system of claim 32 wherein the synchronizer comprises:  
2 a phase-locked loop for phase-locking the symbol clock to the data clock.

1 37. The communications system of claim 32 wherein the modulator comprises:  
2 a data recovery module for recovering data from the low-speed data channel; and  
3 a buffer coupled to the data recovery module for buffering the recovered data.

1 38. The communications system of claim 26 further comprising:  
2 an E/O converter coupled to the frequency division multiplexer for converting the  
3 electrical high-speed channel to an optical high-speed channel suitable for  
4 transmission across an optical fiber;  
5 an O/E converter for receiving the transmitted optical high-speed channel and  
6 converting the received optical high-speed channel to a receive-side electrical  
7 high-speed channel;  
8 a frequency division demultiplexer coupled to the O/E converter for frequency  
9 division demultiplexing the receive-side electrical high-speed channel into  
10 receive-side low-speed channels including at least two receive-side low-speed  
11 symbol channels;  
12 a demodulator coupled to the frequency division demultiplexer for demodulating each  
13 receive-side low-speed symbol channel to generate a corresponding receive-  
14 side low-speed data channel; and  
15 a receive-side synchronizer coupled to the demodulator for synchronizing each  
16 receive-side low-speed data channel to the corresponding receive-side low-  
17 speed symbol channel.

1 39. The communications system of claim 38 wherein:  
2 the receive-side synchronizer is further for receiving a receive-side symbol clock  
3 representative of a timing of the receive-side low-speed symbol channel and  
4 synchronizing a receive-side data clock to the receive-side symbol clock; and

5 the demodulator includes a timing control input coupled to receive the receive-  
6 side data clock from the receive-side synchronizer for timing the  
7 corresponding receive-side low-speed data channel with the receive-side data  
8 clock.

1 40. The communications system of claim 39 further comprising:  
2 a clock recovery module coupled to transmit the receive-side symbol clock to the  
3 receive-side synchronizer, the clock recovery module for recovering the  
4 receive-side symbol clock from the receive-side low-speed symbol channel.

1 41. The communications system of claim 40 wherein the receive-side synchronizer  
2 comprises:  
3 a rate-converter for rate-converting the receive-side symbol clock to generate the  
4 receive-side data clock.

1 42. An optical fiber communications system for maintaining through-timing of data  
2 transmitted across the communications system, the communications system comprising:  
3 a frequency division demultiplexer for frequency division demultiplexing an electrical  
4 high-speed channel transmitted across the communications system in optical  
5 form into low-speed channels including at least two low-speed symbol  
6 channels;  
7 a demodulator coupled to the frequency division demultiplexer for demodulating each  
8 low-speed symbol channel to generate a corresponding low-speed data  
9 channel; and  
10 a synchronizer coupled to the demodulator for synchronizing each low-speed data  
11 channel to the corresponding low-speed symbol channel.

1 43. The communications system of claim 42 wherein the low-speed data channels  
2 conform to a SONET protocol.

1 44. The communications system of claim 42 wherein the demodulator comprises:  
2 a QAM demodulator for applying a QAM demodulation to each low-speed data  
3 channel.

1 45. The communications system of claim 42 wherein:

2 the synchronizer is further for receiving a symbol clock representative of a  
3 timing of the low-speed symbol channel and synchronizing a data clock to the  
4 symbol clock; and  
5 the demodulator includes a timing control input coupled to receive the data clock  
6 from the synchronizer for timing the corresponding low-speed data channel  
7 with the data clock

1 46. The communications system of claim 45 further comprising:  
2 a clock recovery module coupled to transmit the symbol clock to the synchronizer, the  
3 clock recovery module for recovering the symbol clock from the received low-  
4 speed symbol channel.

1 47. The communications system of claim 46 wherein the clock recovery module includes:  
2 a phase-locked loop for phase-locking the recovered symbol clock to the low-speed  
3 symbol channel.

1 48. The communications system of claim 46 wherein the synchronizer comprises:  
2 a rate-converter for rate-converting the symbol clock to generate the data clock.

1 49. The communications system of claim 45 wherein the synchronizer comprises:  
2 a phase-locked loop for phase-locking the data clock to the symbol clock.

1 50. The communications system of claim 45 wherein the demodulator comprises:  
2 a data recovery module for recovering symbols from the low-speed symbol channel;  
3 and  
4 a buffer coupled to the data recovery module for buffering the recovered symbols.





FIG. 1A




---

 101

FIG. 1B






FIG. 2




FIG. 3A




FIG. 3B


330

FIG. 3C





FIG. 4A





275




FIG. 5B






FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B



(43) International Publication Date  
12 April 2001 (12.04.2001)

PCT

(10) International Publication Number  
WO 01/26263 A3

(51) International Patent Classification<sup>2</sup>: H04L 27/34, 7/02

(72) Inventors: PECHNER, David, A.: 5981 Vista Loop, San Jose, CA 95124 (US). NEWELL, Laurence, J.: 13890 River Ranch Circle, Saratoga, CA 95070 (US).

(21) International Application Number: PCT/US00/26164

(22) International Filing Date:  
21 September 2000 (21.09.2000)

(74) Agents: FARN, Michael, W. et al.; Fenwick & West LLP, Two Palo Alto Square, Palo Alto, CA 94306 (US).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
09/405,367 24 September 1999 (24.09.1999) US  
09/571,349 16 May 2000 (16.05.2000) US


(81) Designated States (*national*): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW.

(71) Applicant: KESTREL SOLUTIONS, INC. [US/US];  
2495 Leghorn Street, Mountain View, CA 94043 (US).

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,

[Continued on next page]

(54) Title: THROUGH-TIMING OF DATA TRANSMITTED ACROSS AN OPTICAL COMMUNICATIONS SYSTEM UTILIZING FREQUENCY DIVISION MULTIPLEXING



(57) Abstract: Data is transmitted across an optical fiber communications system by modulating a stream of data into a stream of symbols (e.g., by using QAM modulation) and then frequency division multiplexing a number of symbol streams into a single high-speed channel to be transmitted across a fiber. The receiver reverses this process. In order to preserve the timing of the original data stream, on the receive side, the recovered data stream is synchronized to the received symbol stream, which in turn was synchronized to the original data stream on the transmit side. Thus, the recovered data stream is synchronized to the original data stream, preserving the original timing of the data stream.

WO 01/26263 A3

IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG,  
CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(88) Date of publication of the international search report:

17 January 2002

**Published:**

— with international search report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*



A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H04L27/34 H04L7/02

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 878 088 A (RAMASWAMY KUMAR ET AL) 2 March 1999 (1999-03-02)  column 1, line 5 - line 26 column 1, line 41 - column 2, line 54 column 3, line 14 - column 5, line 27; figure 1 column 14, line 13 - line 42; figure 9 -----	1,5, 7-12, 14-17, 19-26, 30, 32-37, 39-42, 44-50

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*G\* document member of the same patent family

Date of the actual completion of the international search

25 June 2001

Date of mailing of the international search report

02/07/2001

Name and mailing address of the ISA  
European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Roldán Andrade, J

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5878088 A	02-03-1999	AU 4260397 A	14-04-1998
		BR 9711494 A	24-08-1999
		CN 1238085 A	08-12-1999
		EP 0927472 A	07-07-1999
		JP 2001500707 T	16-01-2001
		WO 9812836 A	26-03-1998
<hr/>			

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
12 April 2001 (12.04.2001)

PCT

(10) International Publication Number  
WO 01/026263 A3

(51) International Patent Classification: H04L 27/34, 7/02

(72) Inventors: PECHNER, David, A.; 5981 Vista Loop, San Jose, CA 95124 (US). NEWELL, Laurence, J.; 13890 River Ranch Circle, Saratoga, CA 95070 (US).

(21) International Application Number: PCT/US00/26164

(74) Agents: FARN, Michael, W. et al.; Fenwick & West LLP, Two Palo Alto Square, Palo Alto, CA 94306 (US).

(22) International Filing Date:  
21 September 2000 (21.09.2000)

(25) Filing Language: English

(26) Publication Language: English


(30) Priority Data:  
(99)405,367 24 September 1999 (24.09.1999) US  
(99)571,349 16 May 2000 (16.05.2000) US

(81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European

[Continued on next page]

(54) Title: THROUGH-TIMING OF DATA TRANSMITTED ACROSS AN OPTICAL COMMUNICATIONS SYSTEM UTILIZING FREQUENCY DIVISION MULTIPLEXING



(57) Abstract: Data is transmitted across an optical fiber communications system by modulating a stream of data into a stream of symbols (e.g., by using QAM modulation) and then frequency division multiplexing a number of symbol streams into a single high-speed channel to be transmitted across a fiber. The receiver reverses this process. In order to preserve the timing of the original data stream, on the receive side, the recovered data stream is synchronized to the received symbol stream, which in turn was synchronized to the original data stream on the transmit side. Thus, the recovered data stream is synchronized to the original data stream, preserving the original timing of the data stream.



WO 01/026263 A3

patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,  
IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG,  
CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(48) Date of publication of this corrected version:

3 October 2002

Published:

— with international search report

(15) Information about Correction:

see PCT Gazette No. 40/2002 of 3 October 2002, Section  
II

(88) Date of publication of the international search report:  
17 January 2002

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

THROUGH-TIMING OF DATA TRANSMITTED ACROSS AN OPTICAL  
COMMUNICATIONS SYSTEM UTILIZING FREQUENCY DIVISION  
MULTIPLEXING

Inventors: David A. Pechner;  
Laurence J. Newell.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates generally to optical fiber communications systems which use frequency division multiplexing, and more particularly, to maintaining the timing of data transmitted across such communications systems.

2. Description of the Related Art

As the result of continuous advances in technology, particularly in the area of networking, there is an increasing demand for communications bandwidth. For example, the growth of the Internet, home office usage, e-commerce and other broadband services is creating an ever-increasing demand for communications bandwidth. Upcoming widespread deployment of new bandwidth-intensive services, such as xDSL, will only further intensify this demand. Moreover, as data-intensive applications proliferate and data rates for local area networks increase, businesses will also demand higher speed connectivity to the wide area network (WAN) in order to support virtual private networks and high-speed Internet access. Enterprises that currently access the WAN through T1 circuits will require DS-3, OC-3, or equivalent connections in the near future. As a result, the networking infrastructure will be required to accommodate greatly increased traffic.

Optical fiber is a transmission medium that is well suited to meet this increasing demand. Optical fiber has an inherent bandwidth which is much greater than metal-based conductors, such as twisted pair or coaxial cable. There is a significant installed base of optical fibers and protocols such as SONET have been developed for the transmission of data over optical fibers. Typical communications system based on optical fibers include a transmitter, an optical fiber, and a receiver. The transmitter converts the data to be communicated into an optical form and transmits the resulting optical signal across the

optical fiber to the receiver. The receiver recovers the original data from the received optical signal. Recent advances in transmitter and receiver technology have also resulted in improvements, such as increased bandwidth utilization, lower cost systems, and more reliable service.

5           Because of its large inherent bandwidth, an optical fiber is most efficiently used when multiple users share the fiber. Typically, a number of low-speed data streams (i.e., "low-speed channels"), for example transmitted by different users, are combined into a single high-speed channel for transport across the fiber. Conversely, when the high-speed channel reaches the destination for one of the low-speed channels contained within it, the low-speed  
10   channel is extracted from the rest of the high-speed channel. For certain applications, it may also be desirable or even required that the original timing of the low-speed channel be maintained when the low-speed channel is extracted from the corresponding high-speed channel. Alternately, there may be requirements on the maximum amount of timing jitter introduced and/or propagated by the overall transmission process. Tight jitter tolerances are  
15   beneficial since excessive timing jitter can significantly degrade the performance of the network. For example, if each data bit is expected during a certain timeslot, then the timeslot must be large enough to accommodate any jitter introduced by transmission over the network. Loose jitter tolerances will result in longer timeslots required for each bit which, in turn, will mean lower data transmission rates.

20           As one example, a network may be made up of a number of nodes connected to each other by optical fiber links. Data transmitted over the network may travel from node to node over several links before reaching its final destination. Jitter tolerances in such a network may be specified on a per-link basis so that end-to-end jitter requirements will be met independent of the number of links traversed. In other words, the specification of proper per-  
25   link jitter tolerances allows each link to be designed independently of the others while still guaranteeing that end-to-end jitter requirements will be met so long as each link meets the appropriate tolerances. The accumulation of jitter is maintained within tolerances as data travels across the network.

          The GR-253 standard (e.g., see Bellcore, Synchronous Optical Network (SONET)  
30   Transport Systems: Common Generic Criteria, Generic Requirements GR-253-CORE, Issue 2, December 1995, with Revision 2, January 1999) is one example of a standard which

specifies per-link jitter timing requirements. In particular, these standards specify requirements on jitter transfer, jitter generation, and jitter tolerance. The jitter transfer requirement for a link places a maximum on the jitter at the output of the link, assuming a certain amount of jitter at the input of the link and assuming no independent jitter sources within the link. In other words, it is a requirement on the proliferation of jitter as it propagates through the link. The jitter generation requirement places a maximum on the jitter at the output of the link, assuming no jitter at the input of the link. This is a requirement on the amount of jitter generated within the link. The jitter tolerance requirement specifies how much jitter at its input a link must be able to tolerate. In other words, each link must be able to accommodate a certain amount of jitter generated by the previous link.

Whether and with what difficulty these timing requirements can be achieved will depend in part on the specific technique used to combine the low-speed channels. Two widely used approaches to combining low-speed channels are wavelength division multiplexing (WDM) and time division multiplexing (TDM).

In WDM or its more recent counterpart dense wavelength division multiplexing (DWDM), each low-speed channel is placed on an optical carrier of a different wavelength and the different wavelength carriers are combined to form the high-speed channel. Crosstalk between the low-speed channels is a major concern in WDM and, as a result, the wavelengths for the optical carriers must be spaced far enough apart (typically 50 GHz or more) so that the different low-speed channels are resolvable. As a result, the number of different optical carriers is limited and if each carrier corresponds to a low-speed channel, as is typically the case, the total number of low-speed channels is also limited. Furthermore, if the bandwidth capacity of the fiber is to be used efficiently, each low-speed channel must have a relatively high data rate due to the low number of low-speed channels. The relative complexity of the components used in WDM systems further encourages the use of high data rates for each dedicated wavelength, and hence also for each low-speed channel. For example, some current WDM systems specify data rates of 2.5 Gbps and higher for each dedicated wavelength. This typically is a drawback since, for example, many data streams occur at a much lower bit rate, such as at 155 Megabits per second (Mbps) for OC-3, and will underutilize the higher data rate specified for each dedicated wavelength.

In TDM, each low-speed channel is compressed into a certain time slot and the time slots are then combined on a time basis to form the high-speed channel. For example, in a certain period of time, the high-speed channel may be capable of transmitting 10 bits while each low-speed channel may only be capable of transmitting 1 bit. In this case, the first bit of the high-speed channel may be allocated to low-speed channel 1, the second bit to low-speed channel 2, and so on, thus forming a high-speed channel containing 10 low-speed channels. The TDM approach is strongly time-based and requires precise synchronization of the low-speed channels between nodes in a network. As a result, TDM systems typically require complex timing, leading to increased overall cost. In addition, since the low-speed channels typically are combined on a bit-by-bit (or byte-by-byte) basis, TDM systems are heavily dependent on the bit rates of the individual low-speed channels and have difficulty handling low-speed channels of different bit rates or different protocols. As yet another disadvantage, a TDM channel typically consists of a header in addition to the actual data to be transmitted. When ten low-speed channels are combined into a single high-speed channel at a 10x higher data rate using SONET TDM protocols, the headers for the ten low-speed channels and the resulting high-speed channel typically must be manipulated in order to accomplish the conversion and also to undo the conversion (e.g., SONET pointer processing). This manipulation of the headers is not always straightforward and, in some cases, can even prevent the combination of certain types of channels.

Thus, there is a need for an inexpensive node which efficiently combines a number of low-speed channels into a high-speed channel and which can efficiently maintain the original timing of the low-speed channels and also meet timing jitter requirements for each channel, even when the low-speed channels are incorporated as part of a high-speed channel. The node preferably operates independent of bit rate, format, and protocol of the various channels and is capable of handling a large number of low data rate low-speed channels.

### SUMMARY OF THE INVENTION

In accordance with the present invention, a transmitter for use in an optical fiber communications system includes a modulator, a synchronizer and a frequency division multiplexer. At least two low-speed data channels are to be transmitted across the communications system. The modulator applies a modulation, QAM modulation in a



preferred embodiment, to each of the low-speed data channels to generate a corresponding low-speed symbol channels. The synchronizer, which is coupled to the modulator, synchronizes each low-speed symbol channel with the corresponding low-speed data channel. The frequency division multiplexer, also coupled to the modulator, combines the low-speed symbol channels using frequency division multiplexing to produce an electrical high-speed channel suitable for transmission in optical form across the communications system. In a preferred embodiment, the synchronizer further includes a clock recovery module coupled to a rate-converter. The clock recovery module recovers the clock from the low-speed data channel. The rate-converter changes the frequency of the recovered clock to the frequency required for timing the low-speed symbol channel. The synchronizer ensures that this second clock is synchronized to the clock recovered from the low-speed data channel. The symbol clock is input to the modulator, where it is used to time the low-speed symbol channel, thus synchronizing the low-speed symbol channel with the low-speed data channel.

In another aspect of the invention, an analogous receiver includes a frequency division demultiplexer, a demodulator, and a synchronizer. The frequency division demultiplexer receives an electrical high-speed channel and frequency division demultiplexes it into low-speed channels, including at least two low-speed symbol channels. The demodulator is coupled to the frequency division demultiplexer and demodulates each low-speed symbol channel to recover the corresponding low-speed data channel. The synchronizer is coupled to the demodulator. It synchronizes each low-speed data channel to the corresponding low-speed symbol channel. In a preferred embodiment, the synchronizer includes a clock recovery module and a rate-converter, as in the transmitter. The clock recovery module recovers the timing of the symbol channel. The rate-converter changes the frequency of the clock to produce a data clock synchronized to the symbol clock. The data clock is used to time the low-speed data channel generated by the demodulator, thus synchronizing the low-speed data channel to the corresponding low-speed symbol channel.

Another aspect of the invention includes methods for transmitting and receiving data across an optical fiber communication system while maintaining through-timing of the data, as described above.

Synchronizing the various channels as data is transmitted across the optical fiber communications system preserves the timing of the original signal and reduces the amount of jitter introduced by the system. Working backwards from the receiver to the transmitter, the recovered low-speed data channel is synchronized to the low-speed symbol channel, which in turn is synchronized to the original low-speed data channel. Hence, the recovered low-speed data channel will be synchronized to the original low-speed data channel, preserving the original timing.

### BRIEF DESCRIPTION OF THE DRAWING

10 The invention has other advantages and features which will be more readily apparent from the following detailed description of the invention and the appended claims, when taken in conjunction with the accompanying drawing, in which:

FIG. 1A is a block diagram of a fiber optic communications system 100 in accordance with the present invention;

15 FIG. 1B is a block diagram of another fiber optic communications system 101 in accordance with the present invention;

FIG. 2 is a flow diagram illustrating operation of system 100;

FIG. 3A-3C are frequency diagrams illustrating operation of system 100;

FIG. 4A is a block diagram of a preferred embodiment of FDM demultiplexer 225;

20 FIG. 4B is a block diagram of a preferred embodiment of FDM multiplexer 245;

FIG. 5A is a block diagram of a preferred embodiment of low-speed output converter 270;

FIG. 5B is a block diagram of a preferred embodiment of low-speed input converter 275;

25 FIG. 6A is a block diagram of a preferred embodiment of demodulator 620;

FIG. 6B is a block diagram of a preferred embodiment of modulator 640;

FIG. 7A is a block diagram of a preferred embodiment of IF down-converter 622;

FIG. 7B is a block diagram of a preferred embodiment of IF up-converter 642;

FIG. 8A is a block diagram of a preferred embodiment of RF down-converter 624;

5 and

FIG. 8B is a block diagram of a preferred embodiment of RF up-converter 644.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1A is a block diagram of a fiber optic communications system 100 in accordance  
10 with the present invention. System 100 includes a transmitter 210B coupled to a receiver 210A by an optical fiber 104. Transmitter 210B and receiver 210A are both based on frequency division multiplexing (FDM). Transmitter 210B includes a modulator 640, FDM multiplexer 245 and E/O converter 240, coupled in series. The modulator 640 applies a modulation to a plurality of incoming signals 240B. The FDM multiplexer 245 combines the  
15 modulated signals into a single signal using FDM techniques. E/O converter 240 converts this single signal from electrical to optical form 120. The E/O converter 240 preferably includes an optical source, such as a laser, and an optical modulator, such as a Mach Zender modulator, which modulates the optical carrier produced by the optical source with an incoming electrical signal.

20 For convenience, the incoming signals 240B shall be referred to as low-speed data channels; the modulated signals produced by modulator 640 as low-speed symbol channels, the single signal formed by FDM multiplexer 245 as an electrical high-speed channel, and the final optical output 120 as an optical high-speed channel. As used in this description, a data channel is a stream of data whereas a symbol channel is a stream of symbols. "Data"  
25 typically refers to individual bits so, for example, a bit stream would be an example of a data channel. In contrast, "symbol" typically refers to a representation suitable for transmission over an analog transmission medium. Each symbol may represent one or more than one bit, depending on the modulation technique used.

Receiver 210A reverses the function performed by transmitter 210B, reconstructing the original data channels 240B at the receiver location. More specifically, receiver 120 includes an O/E converter 220, an FDM demultiplexer 225, and a demodulator 620, coupled in series. The O/E converter 220, preferably a detector such as a high-speed  
5 PIN diode, converts the incoming optical high-speed channel 120 from optical to electrical form. The frequency division demultiplexer 225 frequency division demultiplexes the electrical high-speed channel into a plurality of low-speed symbol channels, which are then demodulated by demodulator 620 to recover the original low-speed data channels 240A.

The various components in transmitter 210B and receiver 210A are controlled by their  
10 respective control systems 290. The control systems 290 preferably also have an external port to allow external control of the transmitter 210B and receiver 210A. For example, an external network management system may manage a large fiber network, including a number of transmitters 210B and receivers 210A. Alternately, a technician may connect a craft terminal to the external port to allow local control of transmitter 210B or receiver 210A, as  
15 may be desirable during troubleshooting.

Various aspects of the invention will be illustrated using the example system 100. However, the invention is not limited to this particular system 100. For example, FIG. 1B is a block diagram of another fiber optic communications system 101 also in accordance with the present invention. System 101 includes two nodes 110A and 110B, each of which  
20 includes a transmitter 210B and receiver 210A. The two nodes 110 are coupled to each other by two fibers 104A and 104B, each of which carries traffic from one node 110 to the other 110. Fiber 104A carries traffic from transmitter 210B(A) to receiver 210A(B); whereas fiber 104B carries traffic from transmitter 210B(B) to receiver 210A(A). In a preferred embodiment, the fibers 104 also carry control or other overhead signals between the nodes  
25 110. In an alternate embodiment, the nodes 110 may be connected by a single fiber 104 which carries bidirectional traffic. In other embodiments, the nodes 110 may contain additional functionality, such as add-drop functionality, thus allowing the nodes 110 to form more complex network configurations.

FIG. 2 is a flow diagram illustrating operation of system 100. At a high level,  
30 transmitter 210B combines low-speed channels 240B into an optical high-speed channel 120 using FDM techniques (steps 318B-312B). The optical high-speed channel 120 is

transmitted across fiber 104 (steps 312). Receiver 210A then demultiplexes the received optical high-speed channel 120 into its constituent low-speed channels 240A (steps 312A-318A).

In more detail, low-speed data channels 240B are received 318B by transmitter 210B.

5 Modulator 640 modulates 317B the low-speed data channels 240B to produce corresponding low-speed symbol channels. The low-speed symbol channels are synchronized 315B to the corresponding low-speed data channels, thus preserving the original timing of the low-speed data channels and preventing the excess accumulation of jitter. The FDM multiplexer 245 combines the symbol channels into a high-speed channel using frequency division

10 multiplexing 316B techniques. Typically, each low-speed channel 240B is modulated on a carrier frequency distinct from all other carrier frequencies and these modulated carriers are then combined to form a single electrical high-speed channel, typically an RF signal. E/O converter 240 converts 314B the electrical high-speed channel to optical form, preferably via an optical modulator which modulates an optical carrier with the electrical high-speed

15 channel. The optical high-speed channel 120 is transmitted 312B across fiber 104 to receiver 210A.

FIGS. 3A-3C are frequency diagrams illustrating the mapping of low-speed channels 240B to optical high-speed channel 120 in system 100. These diagrams are based on an example in which high-speed channel 120 carries 10 billion bits per second (Gbps), which is

20 equivalent in data capacity to an OC-192 data stream. Each low-speed channel 240 is an electrical signal which has a data rate of 155 million bits per second (Mbps) and is similar to an STS-3 signal. This allows 64 low-speed channels 240 to be included in each high-speed channel 120. The invention, however, is not to be limited by this example.

FIG. 3A depicts the frequency spectrum 310 of one low-speed data channel 240B

25 after modulation. In other words, spectrum 310 is the spectrum of the corresponding low-speed symbol channel. As mentioned previously, each low-speed data channel 240B has a data rate of 155 Mbps. In this example, the low-speed data channel 240B has been modulated and otherwise processed to produce a spectrally efficient waveform (i.e., a narrow spectrum), as will be described below. The resulting spectrum 310 has a width of

30 approximately 72 MHz with low sidelobes. FIG. 3B is the frequency spectrum 320 of the electrical high-speed channel produced by FDM multiplexer 245. Each of the 64 low-speed

channels 240B is allocated a different frequency band and then frequency-shifted to that band. The signals are combined, resulting in the 64-lobed waveform 320. FIG. 3C illustrates the spectra 330 of the optical high-speed channel 120. The RF waveform 320 of FIG. 3B is intensity modulated. The result is a double sideband signal with a central optical carrier 340.  
5 Each sideband 350 has the same width as the RF waveform 320, resulting in a total bandwidth of approximately 11 GHz.

Receiver 210A reverses the functionality of transmitter 210B. The optical high-speed channel 120 is received 312A by the high-speed receiver 210A. O/E converter 220 converts 314A the optical high-speed channel 120A to an electrical high-speed channel, typically an  
10 RF signal. This electrical high-speed channel includes a number of low-speed symbol channels which were combined by frequency division multiplexing. FDM demultiplexer 225 frequency division demultiplexes 316A the high-speed signal to recover the low-speed symbol channels. Demodulator 620 demodulates 317A the low-speed symbol channels, thus recovering the original low-speed data channels 240A. The data channels 240A are  
15 synchronized 313A to the corresponding symbol channels, again maintaining the original timing of the low-speed channel and preventing the excess accumulation of jitter. The recovered low-speed data channels are then transmitted 318A to other destinations. The frequency spectrum of signals as they propagate through receiver 210A generally is the reverse of that shown in FIG. 3.

20 In a preferred embodiment, a frequency band located between the sidebands and the optical carrier 340 is allocated for control and/or administrative purposes (e.g., for downloading software updates). In system 101 of FIG. 1B, the control systems 290 for each node 110 may communicate with each other by using the control channels on the two fibers 104. For example, control signals generated at receiver 210A(B) may be communicated to  
25 transmitter 210B(A) via the control channel on fiber 104B, and vice versa. Since it is often desirable to establish initial communications between nodes 110 using the control channel before establishing the actual data links using sidebands 350, the control channel preferably has a lower data rate and is less susceptible to transmission impairments than the data carrying sidebands 350.

30 Note that the synchronization steps 315B and 313A preserve the original timing of the low-speed data channels 240B as they are transmitted across system 100. In particular, the

timing of a low-speed data channel 240B is transferred to the corresponding low-speed symbol channel generated by transmitter 210B because the symbol channel is synchronized 315B to the data channel 240B. On the receive side, this timing is further transferred to the recovered low-speed data channel 240A because the recovered data channel is synchronized 5 313A to the symbol channel. In short, the recovered data channel 240A is synchronized 313A to the symbol channel, which in turn is synchronized to the incoming data channel 240B. Thus, the entire system 100 is effectively transparent with respect to timing issues since the timing of outgoing data channel 240A effectively has the same timing as that of incoming data channel 240B.

10 Furthermore, the synchronization steps 315B and 313A, which maintain the original timing of each low-speed channel, occur on a low-speed channel by low-speed channel basis, either before the low-speed channels 240 have been frequency division multiplexed 316B to form the high-speed channel 120 or after the high-speed channel 120 has been frequency division demultiplexed 316A to recover the constituent low-speed channels 240. This 15 approach simplifies the synchronization steps 315B and 313A because the timing synchronization is performed on low-speed electrical signals rather than high-speed signals 120, which would be more difficult.

The channel by channel approach is feasible because the synchronized low-speed channels are combined using frequency division multiplexing, with each low-speed channel 20 240 allocated a different frequency band for transmission. For example, referring again to FIG. 3, the low frequency channel 310A may enter transmitter 210B at or near baseband. FDM multiplexer 245 upshifts this channel 310A to a frequency of approximately 900 MHz. E/O converter 240 then intensity modulates this channel, resulting in two sidelobes 350A which are 900 MHz displaced from the optical carrier 340. Low-speed channel 310A 25 propagates across fiber 104 at these particular frequencies and is then downshifted accordingly by receiver 210A. In contrast, the high frequency channel 310N is upshifted by FDM multiplexer 245 to a frequency of approximately 5436 MHz and sidelobes 350N are correspondingly displaced with respect to optical carrier 340. The use of frequency division multiplexing to combine the low-speed channels does not significantly affect the timing of 30 the constituent low-speed channels. Hence, they may be synchronized 315B before being combined, frequency division multiplexed 316B to allow for spectrally-efficient transmission 312 across fiber 104, and then demultiplexed 316A at receiver 210A, all without significantly

affecting the original timing. In contrast, time-division multiplexing (TDM) often requires that low-speed channels be time-shifted to the correct timeslot in order to correctly combine them. Hence, synchronizing a low-speed channel before TDM multiplexing it with other low-speed channels is not particularly useful since the low-speed channel will have to  
5 be retimed as part of the TDM process, thus defeating the purpose of synchronization.

FIGS. 4-8 are more detailed block diagrams illustrating various portions of a preferred embodiment of system 100. Each of these figures includes a part A and a part B, which correspond to the receiver 210A and transmitter 210B, respectively. These figures will be explained by working along the transmitter 210B from the incoming low-speed channels  
10 240B to the outgoing high-speed channel 120, first describing the component in the transmitter 120B (i.e., part B of each figure) and then describing the corresponding components in the 120A (i.e., part A of each figure). These figures are based on the same example as FIG. 3, namely 64 STS-3 data rate low-speed channels 240 are multiplexed into a single optical high-speed channel 120. However, the invention is not to be limited by this  
15 example or to the specific structures disclosed.

FIG. 4B is a block diagram of a preferred embodiment of transmitter 210B. In addition to the components shown in FIG. 1A, this transmitter 210B also includes a low-speed input converter 275 coupled to the modulator 620. FDM multiplexer 245 includes two stages: an IF up-converter 642 and an RF up-converter 644 coupled in series. FIGS. 5B-8B  
20 show further details of each of these respective components. Similarly, FIG. 4A is a block diagram of a preferred embodiment of receiver 210A. In addition to the components shown in FIG. 1A, this receiver 210A also includes a low-speed output converter 270 coupled to the FDM demultiplexer 225. FDM demultiplexer 225 includes an RF down-converter 624 and IF down-converter 622 coupled in series, with FIGS. 5A-8A showing the corresponding details.

FIGS. 5A-5B are block diagrams of one example of low-speed converter 270,275, both of which maintain timing of the incoming signals. In the transmit direction, low-speed input converter 275 converts tributaries 160B to low-speed channels 240B, which have the same data rate as STS-3 signals in this embodiment. The structure of converter 275 depends on the format of the incoming tributary 160B. For example, if tributary 160B is an electrical  
25 signal then no conversion is required. If it is an optical signal, then converter 275 will perform an optical to electrical conversion.  
30



In the example of FIG. 5B, converter 275 is designed to handle an OC-12 tributary. Converter 275 includes an O/E converter 510, CDR 512, TDM demultiplexer 514, and parallel to serial converter 516 coupled in series. The O/E converter 510 converts the incoming OC-12 tributary 160B from optical to electrical form, producing the corresponding STS-12 signal. CDR 512 performs clock and data recovery of the STS-12 signal and also determines framing for the signal. CDR 512 also converts the incoming bit stream into a byte stream. The output of CDR 512 is byte-wide, as indicated by the "x8." Demultiplexer 514 receives the signal from CDR 512 one byte at a time and byte demultiplexes the recovered STS-12 signal using time division demultiplexing (TDM) techniques. The result is four separate byte-wide signals, as indicated by the "4x8," each of which is equivalent in data rate to an STS-3 signal and with the corresponding framing. Converter 516 also converts each byte-wide signal into a serial signal at eight times the data rate, with the resulting output being four low-speed channels 240B, each at a data rate of 155 Mbps and phase-locked to the clock recovered by CDR 512 from the incoming OC-12 signal.

Low-speed input converter 270 of FIG. 5A implements the reverse functionality of converter 275, converting four 155 Mbps low-speed channels 240A into a single outgoing OC-12 tributary 160A. In particular, converter 270 includes CDR 528, FIFO 526, TDM multiplexer 524, parallel to serial converter 522, and E/O converter 520 coupled in series. CDR 528 performs clock and data recovery of each of the four incoming low-speed channels 240A, determines framing for the channels, and converts the channels from serial to byte-wide parallel. The result is four byte-wide signals entering FIFO 526. FIFO 526 is a buffer which is used to synchronize the four signals in preparation for combining them into a single STS-12 signal. Multiplexer 524 performs the actual combination using TDM, on a byte level, to produce a single byte-wide signal equivalent in data capacity to an STS-12 signal. Parallel to serial converter 522 adds STS-12 framing to complete the STS-12 signal and converts the signal from byte-wide parallel to serial. E/O converter converts the STS-12 signal to electrical form, producing the outgoing OC-12 tributary 160A which is phase-locked to the incoming clock recovered by CDR 528.

Converters 270 and 275 have been described in the context of OC-12 tributaries and low-speed channels with the same data rate as STS-3 signals, but the invention is not limited to these protocols. Alternate embodiments can vary the number, bit rate, format, and protocol of some or all of these tributaries 160 or of the low-speed channels 240. One advantage of

the FDM approach illustrated in system 100 is that the system architecture is generally independent of these parameters. For example, the tributaries 160 can comprise four 2.5 Gbps data streams, 16 622 Mbps data streams, 64 155 Mbps data streams, 192 51.84 Mbps data streams, or any other bit rate or combinations of bit rates, without requiring major changes to the architecture of system 100. Similar flexibility exists for the low-speed channels.

In one embodiment, the tributaries 160 are at data rates which are not multiples of the STS-3 data rate. In one variant, low-speed input converter 275 demultiplexes the incoming tributary 160B into some number of parallel data streams and then stuffs null data into each resulting stream such that each stream has an STS-3 data rate. For example, if tributary 160B has a data rate of 300 Mbps, converter 275 may demultiplex the tributary into four 75 Mbps streams. Each stream is then stuffed with null data to give four 155 Mbps low-speed channels. In another variant, the speed of the rest of system 100 (specifically the modulator 640 and demodulator 620 of FIG. 4) may be adjusted to match that of the tributary 160. Low-speed output converter 270 typically will reverse the functionality of low-speed input converter 275.

Referring to FIG. 6B, modulator 640 modulates the 64 incoming low-speed channels 240B to produce 64 QAM-modulated channels which are input to the IF up-converter 642. For convenience, the QAM-modulated channels shall be referred to as IF channels because they are inputs to the IF up-converter 642. They shall also be referred to as symbol channels because the modulation step converts the incoming stream of data into a corresponding stream of symbols. In this embodiment, each low-speed data channel 240 is modulated separately to produce a single low-speed symbol channel and FIG. 6B depicts the portion of modulator 640 which modulates one low-speed channel. Modulator 640 in its entirety would include 64 of the portions shown in FIG. 6B. For convenience, the single channel shown in FIG. 6B shall also be referred to as a modulator 640. Modulator 640 includes a clock and data recovery module 709 (CDR 709), FIFO 701, modulator 703, and a D/A converter 710 coupled in series. The modulator 703 further includes a Reed-Solomon encoder 702, an interleaver 704, a trellis encoder 706, a digital filter 708 coupled in series. Modulator 640 also includes a synchronizer 712 coupled between the CDR 709 and the filter 708.

Modulator 640 operates as follows. CDR 709 receives the incoming low-speed data channel 240B and recovers both a clock and data from the data channel. The clock, which shall be referred to as a data clock, is transmitted to synchronizer 712. In this embodiment, the CDR 709 includes a phase-locked loop so that the recovered data clock is phase-locked to the incoming low-speed data channel. The recovered data is transmitted to  
5 FIFO 701, where it is buffered.

The modulator 703 receives the data from FIFO 701 and generally applies a modulation, converting the data channel to a symbol channel. More specifically in this embodiment, Reed-Solomon encoder 702 encodes the low-speed channel 240B according to  
10 a Reed-Solomon code. Programmable Reed-Solomon codes are preferred for maintaining very low BER (typ. lower than  $10^{-12}$ ) with low overhead (typ. less than 10%). This is particularly relevant for optical fiber systems because they generally require low bit error rates (BER) and any slight increase of the interference or noise level will cause the BER to exceed the acceptable threshold. For example, a Reed-Solomon code of (204,188) can be  
15 applied for an error correction capability of 8 error bytes per every 204 encoded bytes.

The interleaver 704 interleaves the digital data string output by the Reed-Solomon encoder 702. The interleaving results in more robust error recovery due to the nature of trellis encoder 706. Specifically, forward error correction (FEC) codes are able to correct only a limited number of mistakes in a given block of data, but convolutional encoders such  
20 as trellis encoder 706 and the corresponding decoders tend to cause errors to cluster together. Hence, without interleaving, a block of data which contained a large cluster of errors would be difficult to recover. However, with interleaving, the cluster of errors is distributed over several blocks of data, each of which may be recovered by use of the FEC code. Convolution interleaving of depth 0 is preferred in order to minimize latency.

25 The trellis encoder 706 applies a QAM modulation, preferably 16 state QAM modulation, to the digital data stream output by the interleaver 704. The result typically is a complex baseband signal, representing the in-phase and quadrature (I and Q) components of a QAM-modulated signal. Trellis encoder 706 implements the QAM modulation digitally and the resulting QAM modulated signal is digitally filtered by filter 708 in order to reduce  
30 unwanted sidelobes and then converted to the analog domain by D/A converter 710.

Synchronizer 712 receives the data clock generated by CDR 709 and generates a symbol clock synchronized to the data clock. The symbol clock is used to time the output of modulator 703. In this way, the low-speed symbol channel generated by modulator 703 will be synchronized to the incoming low-speed data channel 240B, thus preserving the original timing information and preventing the excess accumulation of jitter. More specifically, in this embodiment, the incoming data channel 240B has a bit rate of 155 Mbps. Since 16 state QAM modulation and error correction is used, every three data bits are converted into one symbol so the corresponding symbol channel has a symbol rate of 56.5 million symbols per second. Similarly, the recovered data clock has a clock rate of 155 MHz while the corresponding symbol clock has a rate of 56.5 MHz. The synchronizer 712 includes a rate-converter which converts the rate of the data clock to that of the symbol clock, thus generating the symbol clock. The synchronizer 712 also includes a phase-locked loop which ensures that the symbol clock is synchronized to the data clock. The output of the synchronizer 712 is coupled to a timing control input for modulator 703. Hence, the symbol clock is used to time the output of symbols from modulator 703, thus ensuring that the resulting low-speed symbol channel is synchronized to the incoming low-speed data channel 240B.

The resulting low-speed symbol channel is a pair of differential signals, representing the I and Q components of the QAM-modulated signal, which are synchronized to the original data channel. In alternate embodiments, the QAM modulation may be implemented using analog techniques.

Referring to FIG. 6A, demodulator 620 reverses the functionality of modulator 640, recovering a low-speed channel 240A from an incoming low-speed symbol channel (i.e., analog I and Q components in this embodiment) received from the IF down-converter 622. Demodulator 620 includes an A/D converter 720, a symbol and clock recovery module 723, demodulator 725, and FIFO 732 coupled in series. The demodulator 725 further includes an equalizer 724, trellis decoder 726, deinterleaver 728, and Reed-Solomon decoder 730 in series. The symbol and clock recovery module 723 includes a digital Nyquist filter 722 and a synchronizer 734 which forms a loop with Nyquist filter 722. Demodulator 620 further includes another synchronizer 736 which is coupled between clock recovery module 723 and FIFO 732.

Demodulator 620 operates as FIG. 6A would suggest. The A/D converter 720 converts the incoming symbol channel to digital form. The recovery module 723 recovers symbols and timing from the symbol channel. Nyquist filter 722, synchronized by synchronizer 734, reduces unwanted artifacts from the A/D conversion, with the recovered symbols transmitted to demodulator 725. The recovered clock, which shall be referred to as a symbol clock, is phase-locked to the received low-speed symbol channel by a phase-locked loop in module 723 and is transmitted to synchronizer 736.

Equalizer 724 applies equalization to the filtered symbols, for example to compensate for distortions introduced in the IF signal processing. Trellis decoder 726 converts the I and Q complex signals to a digital stream and deinterleaver 728 reverses the interleaving process. Reed-Solomon decoder 730 reverses the Reed-Solomon encoding, correcting errors which have occurred. The recovered data is buffered into FIFO 732.

Synchronizer 736 times the release of data from FIFO 732, ensuring that the resulting low-speed data channel is synchronized to the incoming low-speed symbol channel. In this embodiment, synchronizer 736 includes a rate-converter followed by a frequency multiplier. The recovered symbol clock has a rate of 56.5 MHz. The rate-converter changes this rate to 19.44 MHz. The frequency multiplier performs a times eight to generate a data clock of frequency 155.5 MHz. Phase-locked loops in both the rate-converter and the frequency multiplier ensure that the data clock is phase-locked to the symbol clock, which is also phase-locked to the received symbol channel.

Considering FIGS. 5B, 6B, 6A and 5A together, note that end-to-end timing is preserved through the use of synchronizers, specifically phase-locked loops in this embodiment although other types of synchronizers may be used. Working backwards from the receive-side to the transmit-side, in FIG. 5A, the CDR 528 ensures that the outgoing tributary 160A is synchronized to the incoming low-speed data channels 240A. In FIG. 6A, the timed FIFO 732 ensures that the recovered low-speed data channel 240A is synchronized to the receive-side data clock generated by synchronizer 736. Synchronizer 736 ensures that this data clock is synchronized to the receive-side symbol clock. Clock recovery module 723 ensures that the symbol clock is synchronized to the received low-speed symbol channel. On the transmit side, in FIG. 6B, modulator 703 ensures that the outgoing low-speed symbol channel is synchronized to the symbol clock generated by synchronizer 712. Synchronizer

712 ensures that the symbol clock is synchronized to the data clock. Clock recovery module 709 ensures that the data clock is synchronized to the received low-speed data channel 240B. In FIG. 5B, CDR 512 ensures that the low-speed data channels 240B are synchronized to the incoming tributary 160B. Thus, the recovered low-speed data channels  
5 240A will maintain the original timing of low-speed data channels 240B, and the recovered tributaries 160A will also maintain the original timing of incoming tributaries 160B.

Referring again to transmitter 210B, IF up-converter 642 receives the 64 low-speed symbol channels from modulator 640. Together, IF up-converter 642 and RF up-converter 644 combine these 64 symbol channels into a single RF signal using FDM techniques. In  
10 essence, each of the low-speed symbol channels (or equivalently, each of the 64 low-speed data channels 240B) is allocated a different frequency band within the RF signal. The allocation of frequency bands shall be referred to as the frequency mapping, and, in this embodiment, the symbol channels may also be referred to as IF channels since they are inputs  
15 to IF up-converter 642 or as FDM channels since they are the channels which are FDM multiplexed together. The multiplexing is accomplished in two stages. IF up-converter 642 first combines the 64 IF channels into 8 RF channels, so termed because they are inputs to the RF up-converter 644. In general, the terms "IF" and "RF" are used throughout as labels rather than, for example, indicating some specific frequency range. RF up-converter 644  
20 then combines the 8 RF channels into the single RF signal, also referred to as the electrical high-speed channel.

Referring to FIG. 7B, IF up-converter 642 includes eight stages (identical in this embodiment, but not necessarily so), each of which combines 8 IF channels into a single RF channel. FIG. 7B depicts one of these stages, which for convenience shall be referred to as  
25 an IF up-converter 642. IF up-converter 642 includes eight frequency shifters and a combiner 812. Each frequency shifter includes a modulator 804, a variable gain block 806, a filter 808, and a power monitor 810 coupled in series to an input of the combiner 812.

IF up-converter 642 operates as follows. Modulator 804 receives the IF channel and also receives a carrier at a specific IF frequency (e.g., 1404 MHz for the top frequency shifter in FIG. 7B). Modulator 804 modulates the carrier by the IF channel. The modulated carrier  
30 is adjusted in amplitude by variable gain block 806, which is controlled by the corresponding control system 290, and bandpass filtered by filter 808. Power monitor 810 monitors the

power of the gain-adjusted and filtered signal, and transmits the power measurements to control system 290.

In a preferred embodiment, each IF channel has a target power level based on the estimated gain due to transmission through system 100. Control system 290 adjusts the gain applied by variable gain block 806 so that the actual power level, as measured by power monitor 810, matches the target power level. The target power level may be determined in any number of ways. For example, the actual power level may be required to fall within a certain power range or be required to always stay above a minimum acceptable power. Alternately, it may be selected to maintain a minimum channel error rate or to maintain a channel error rate within a certain range. In this embodiment, variable gain block 806 adjusts the power of each low-speed channel 240.

The inputs to combiner 812 are QAM-modulated IF signal at a specific frequency. However, each frequency shifter uses a different frequency (e.g., ranging in equal increments from 900 MHz to 1404 MHz in this example) so combiner 812 simply combines the 8 incoming QAM-modulated signal to produce a single signal (i.e., the RF channel) containing the information of all 8 incoming IF channels. In this example, the resulting RF channel covers the frequency range of 864-1440 MHz.

Referring to FIG. 8B, RF up-converter 644 is structured similar to IF up-converter 642 and performs a similar function combining the 8 RF channels received from the IF up-converter 642 just as each IF up-converter combines the 8 IF channels received by it. In more detail, RF up-converter 644 includes eight frequency shifters and a combiner 912. Each frequency shifter includes a mixer 904, various gain blocks 906, and various filter 908 coupled in series to an input of the combiner 912.

RF up-converter 644 operate as follows. Mixer 904 mixes one of the RF channels with a carrier at a specific RF frequency (e.g., 4032 MHz for the top frequency shifter in FIG. 8B), thus frequency upshifting the RF channel to RF frequencies. Gain blocks 906 and filters 908 are used to implement standard amplitude adjustment and frequency filtering. For example, in FIG. 8B, one filter 908 bandpass filters the incoming RF channel and another bandpass filters the produced RF signal, both filters for suppressing artifacts outside the frequency range of interest. Each frequency shifter uses a different frequency (e.g., ranging in equal increments from 0 to 4032 MHz in this example) so combiner 912 simply combines

the 8 incoming RF signals to produce the single electrical high-speed channel containing the information of all 8 incoming RF channels or, equivalently, all 64 IF channels received by IF up-converter 642. In this example, the electrical high-speed channel covers the frequency range of 864-5472 MHz.

5 RF down-converter 624 and IF down-converter 622 implement the reverse functionalities, splitting the RF signal into its 8 constituent RF channels and then splitting each RF channel into its 8 constituent IF channels, respectively, thus producing 64 IF channels (i.e., FDM channels) to be received by demodulator 620.

Referring to FIG. 8A, RF down-converter 624 includes a splitter 920 coupled to eight  
10 frequency shifters. Each frequency shifter includes a mixer 924, various gain blocks 926, and various filters 928 coupled in series. Splitter 920 splits the incoming electrical high-speed channel into eight different RF signals and each frequency shifter recovers a different constituent RF channel from the RF signal it receives. Mixer 924 mixes the received RF  
15 signal with a carrier at a specific RF frequency (e.g., 4032 MHz for the top frequency shifter in FIG. 8A), thus frequency downshifting the RF signal to its original IF range (e.g., 864-1440 MHz). Filter 928 then filters out this specific IF frequency range. Each frequency shifter uses a different RF frequency with mixer 924 and thus recovers a different RF channel. The output of RF down-converter 624 is the 8 constituent RF channels.

IF down-converter 622 of FIG. 7A operates similarly. It includes a splitter 820 and 8  
20 frequency shifters, each including a bandpass filter 822, variable gain block 823, demodulator 824, and power monitor 826. Splitter 820 splits the incoming RF channel into eight signals, from which each frequency shifter will recover a different constituent IF channel. Filter 822 isolates the frequency band within the RF channel which contains the IF channels of interest. Demodulator 824 recovers the IF channel by mixing with the corresponding IF carrier. The  
25 resulting 64 IF channels are input to demodulator 620.

Variable gain block 823 and power monitor 826 control the power level of the resulting IF channel. In a preferred embodiment, each IF channel is output from IF down-converter 622 at a target power in order to enhance performance of the rest of the receiver 210A. Power monitor 826 measures the actual power of the IF channel, which is used to  
30 adjust the gain applied by variable gain block 823 in order to match the actual and target power levels.



Many other implementations which achieve the same functionality as the devices in FIGS. 4-8 will be apparent. For example, referring to FIG. 8B, note that the bottom channel occupies the frequency spectrum from 864-1440 MHz and, therefore, no mixer 904 is required. As another example, note that the next to bottom channel is frequency up shifted from the 864-1440 MHz band to the 1440-2016 MHz. In a preferred approach, this is not accomplished in a single step by mixing with a 576 MHz signal. Rather, the incoming 864-1440 MHz signal is frequency up shifted to a much higher frequency range and then frequency down shifted back to the 1440-2016 MHz range. This avoids unwanted interference from the 1440 MHz end of the original 864-1440 MHz signal. For example, referring to FIG. 7B, in a preferred embodiment, the filters 808 are not required due to the good spectral characteristics of the signals at that point. A similar situation may apply to the other filters shown throughout, or the filtering may be achieved by different filters and/or filters placed in different locations. Similarly, amplification may be achieved by devices other than the various gain blocks shown. In a preferred embodiment, both RF down-converter 624 and RF up-converter 644 do not contain variable gain elements. As one final example, in FIGS. 4-8, some functionality is implemented in the digital domain while other functionality is implemented in the analog domain. This apportionment between digital and analog may be different for other implementations. Other variations will be apparent.

The FDM aspect of preferred embodiment 400 has been described in the context of combining 64 low-speed channels 240 into a single optical high-speed channel 120. The invention is in no way limited by this example. Different total numbers of channels, different data rates for each channel, different aggregate data rate, and formats and protocols other than the STS/OC protocol are all suitable for the current invention. In fact, one advantage of the FDM approach is that it is easier to accommodate low-speed channels which use different data rates and/or different protocols. In other words, some of the channels 240B may use data rate A and protocol X; while others may use data rate B and protocol Y, while yet others may use data rate C and protocol Z. In the FDM approach, each of these may be allocated to a different carrier frequency and they can be straightforwardly combined so long as the underlying channels are not so wide as to cause the different carriers to overlap. In contrast, in the TDM approach, each channel is allocated certain time slots and, essentially, will have to be converted to a TDM signal before being combined with the other channels.

Another advantage is lower cost. The FDM operations may be accomplished with low-cost components commonly found in RF communication systems. Additional cost savings are realized since the digital electronics such as modulator 640 and demodulator 620 operate at a relatively low data rate compared to the aggregate data rate. The digital electronics need only operate as fast as the data rate of the individual low-speed channels 240. This is in contrast to TDM systems, which require a digital clock rate that equals the aggregate transmission rate. For OC-192, which is the data rate equivalent to the high-speed channels 120 in system 100, this usually requires the use of relatively expensive gallium arsenide integrated circuits instead of silicon.

Moving further along transmitter 210B, E/O converter 240 preferably includes an optical source and an external optical modulator. Examples of optical sources include solid state lasers and semiconductor lasers. Example external optical modulators include Mach Zender modulators and electro-absorptive modulators. The optical source produces an optical carrier, which is modulated by the electrical high-speed channel as the carrier passes through the modulator. The electrical high-speed channel may be predistorted in order to increase the linearity of the overall system. Alternatively, E/O converter 240 may be an internally modulated laser. In this case, the electrical high-speed channel drives the laser, the output of which will be a modulated optical beam (i.e., the optical high-speed channel 120B).

The wavelength of the optical high-speed channel may be controlled using a number of different techniques. For example, a small portion of the optical carrier may be extracted by a fiber optic splitter, which diverts the signal to a wavelength locker. The wavelength locker generates an error signal when the wavelength of the optical carrier deviates from the desired wavelength. The error signal is used as feedback to adjust the optical source (e.g., adjusting the drive current or the temperature of a laser) in order to lock the optical carrier at the desired wavelength. Other approaches will be apparent.

The counterpart on the receiver 210A is O/E converter 220, which typically includes a detector such as an avalanche photo-diode or PIN-diode. In an alternate approach, O/E converter 220 includes a heterodyne detector. For example, the heterodyne detector may include a local oscillator laser operating at or near the wavelength of the incoming optical high-speed channel 120A. The incoming optical high-speed channel and the output of the local oscillator laser are combined and the resulting signal is detected by a photodetector.

The information in the incoming optical high-speed channel can be recovered from the output of the photodetector. One advantage of heterodyne detection is that the thermal noise of the detector can be overcome and shot noise limited performance can be obtained without the use of fiber amplifiers.

5       The modularity of the FDM approach also makes the overall system more flexible and scaleable. For example, frequency bands may be allocated to compensate for fiber characteristics. For a 70 km fiber, there is typically a null around 7 GHz. With the FDM approach, this null may be avoided simply by not allocating any of the frequency bands around this null to any low-speed channel 240. As a variant, each of the frequency bands  
10       may be amplified or attenuated independently of the others, for example in order to compensate for the transmission characteristics of that particular frequency band.

      Various design tradeoffs are inherent in the design of a specific embodiment of an FDM-based system 100 for use in a particular application. For example, the type of Reed Solomon encoding may be varied or other types of forward error correction codes (or none at  
15       all) may be used, depending on the system margin requirements. As another example, in one variation of QAM, the signal lattice is evenly spaced in complex signal space but the total number of states in the QAM constellation is a design parameter which may be varied. The optimal choices of number of states and other design parameters for modulator/demodulator 640/620 will depend on the particular application. Furthermore, the modulation may differ  
20       on some or all of the low speed channels. For example, some of the channels may use PSK modulation, others may use 16-QAM, others may use 4-QAM, while still others may use an arbitrary complex constellation. The choice of a specific FDM implementation also involves a number of design tradeoffs, such as the choices of intermediate frequencies, whether to implement components in the digital or in the analog domain, and whether to use multiple  
25       stages to achieve the multiplexing.

      As a numerical example, in one embodiment, a (187,204) Reed-Solomon encoding may be used with a rate 3/4 16-QAM trellis code. The (187,204) Reed-Solomon encoding transforms 187 bytes of data into 204 bytes of encoded data and the rate 3/4 16-QAM trellis code transforms 3 bits of information into a single 16-QAM symbol. In this example, a  
30       single low-speed channel 240B, which has a base data rate of 155 Mbps would require a symbol rate of  $155 \text{ Mbps} \times (204/187) \times (1/3) = 56.6$  Megasymbols per second. Including an

adequate guard band, a typical frequency band would be about 72 MHz to support this symbol rate. Suppose, however, that it is desired to decrease the bandwidth of each frequency band. This could be accomplished by changing the encoding and modulation. For example, a (188,205) Reed-Solomon code with a rate 5/6 64-QAM trellis code would require  
5 a symbol rate of  $155 \text{ Mbps} \times (205/188) \times (1/5) = 33.9 \text{ Megasymbols per second}$  or 43 MHz frequency bands, assuming proportional guard bands. Alternately, if 72 MHz frequency bands were retained, then the data rate could be increased.

As another example, an optical modulator 240 with better linearity will reduce unwanted harmonics and interference, thus increasing the transmission range of system 100.  
10 However, optical modulators with better linearity are also more difficult to design and to produce. Hence, the optimal linearity will depend on the particular application. An example of a system-level tradeoff is the allocation of signal power and gain between the various components. Accordingly, many aspects of the invention have been described in the context of certain preferred embodiments but it should be understood that the invention is not to be  
15 limited by these specific examples.

It should be noted that the embodiments described above are exemplary only and many other alternatives will be apparent. For example, in the embodiments discussed above, the low-speed channels 240 were combined into an electrical high-speed channel using solely frequency division multiplexing. For example, each of the 64 low-speed channels 240B was  
20 effectively placed on a carrier of a different frequency and these 64 carriers were then effectively combined into a single electrical high-speed channel solely on the basis of different carrier frequencies. This is not meant to imply that the invention is limited solely to frequency division multiplexing to the exclusion of all other approaches for combining signals. In fact, in alternate embodiments, other approaches may be used in conjunction with  
25 frequency division multiplexing. For example, in one approach, 64 low-speed channels 240B may be combined into a single high-speed channel 120 in two stages, only the second of which is based on frequency division multiplexing. In particular, 64 low-speed channels 240B are divided into 16 groups of 4 channels each. Within each group, the 4 channels are combined into a single signal using 16-QAM (quadrature amplitude modulation). The  
30 resulting QAM-modulated signals are frequency-division multiplexed to form the electrical high-speed channel.

As another example, it should be clear that the tributaries 160 may themselves be combinations of signals. For example, some or all of the OC-3/OC-12 tributaries 160 may be the result of combining several lower data rate signals, using either frequency division multiplexing or other techniques. In one approach, time division multiplexing may be used to  
5 combine several lower data rate signals into a single OC-3 signal, which serves as a tributary 160.

As a final example, frequency division multiplexing has been used in all of the preceding examples as the method for combining the low-speed channels 240 into a high-speed channel 120 for transmission across optical fiber 104. Other approaches could also be  
10 used. For example, the low-speed channels 240 could be combined using wavelength division multiplexing, in which the combining of channels occurs in the optical domain rather than in the electrical domain. Many of the principles described above may also be applied to the wavelength division multiplexing approach.

Although the invention has been described in considerable detail with reference to  
15 certain preferred embodiments thereof, other embodiments are possible. Therefore, the scope of the appended claims should not be limited to the description of the preferred embodiments contained herein.

WHAT IS CLAIMED IS:

- 1 1. In an optical fiber communications system, a method for maintaining through-timing  
2 of data transmitted across the communications system, the method comprising:  
3 receiving at least two low-speed data channels;  
4 modulating each low-speed data channel to generate a corresponding low-speed  
5 symbol channel;  
6 synchronizing each low-speed symbol channel to the corresponding low-speed data  
7 channel; and  
8 frequency division multiplexing the low-speed symbol channels to produce an  
9 electrical high-speed channel for transmission in optical form across the  
10 communications system.
- 1 2. The method of claim 1 wherein the low-speed data channels conform to a SONET  
2 protocol.
- 1 3. The method of claim 1 wherein the low-speed data channels are characterized by at  
2 least two different data rates.
- 1 4. The method of claim 1 wherein the low-speed data channels are characterized by at  
2 least two different communications protocols.
- 1 5. The method of claim 1 wherein the step of modulating each low-speed data channel  
2 comprises applying a QAM modulation to each low-speed data channel.
- 1 6. The method of claim 1 wherein the step of modulating each low-speed data channel  
2 comprises applying at least two different types of modulation to the low-speed data channels.
- 1 7. The method of claim 1 wherein the step of synchronizing each low-speed symbol  
2 channel to the corresponding low-speed data channel comprises:  
3 receiving a data clock representative of a timing of the low-speed data channel;  
4 synchronizing a symbol clock to the data clock; and  
5 timing the corresponding low-speed symbol channel with the symbol clock.
- 1 8. The method of claim 7 wherein the step of receiving a data clock comprises:  
2 recovering the data clock from the received low-speed data channel.

- 1 9. The method of claim 8 wherein the step of receiving a data clock further  
2 comprises:  
3 phase-locking the recovered data clock to the low-speed data channel.
- 1 10. The method of claim 8 wherein the step of synchronizing the symbol clock to the data  
2 clock comprises:  
3 rate-converting the data clock to generate the symbol clock.
- 1 11. The method of claim 7 wherein the step of synchronizing the symbol clock to the data  
2 clock comprises:  
3 phase-locking the symbol clock to the data clock.
- 1 12. The method of claim 7 wherein the step of timing the corresponding low-speed  
2 symbol channel with the symbol clock comprises:  
3 recovering data from the low-speed data channel;  
4 buffering the recovered data;  
5 converting the recovered data to symbols; and  
6 transmitting the symbols according to the symbol clock to generate the low-speed  
7 symbol channel.
- 1 13. The method of claim 1 further comprising:  
2 converting the electrical high-speed channel to an optical high-speed channel;  
3 transmitting the optical high-speed channel across a fiber;  
4 receiving the optical high-speed channel;  
5 converting the received optical high-speed channel to a receive-side electrical high-  
6 speed channel;  
7 frequency division demultiplexing the receive-side electrical high-speed channel into  
8 receive-side low-speed channels including at least two receive-side low-speed  
9 symbol channels;  
10 demodulating each receive-side low-speed symbol channel to generate a  
11 corresponding receive-side low-speed data channel; and  
12 synchronizing each receive-side low-speed data channel to the corresponding receive-  
13 side low-speed symbol channel.

- 1 14. The method of claim 13 wherein the step of synchronizing each receive-side low-  
2 speed data channel to the corresponding receive-side low-speed symbol channel comprises:  
3 receiving a receive-side symbol clock representative of a timing of the receive-side  
4 low-speed symbol channel;  
5 synchronizing a receive-side data clock to the receive-side symbol clock; and  
6 timing the corresponding receive-side low-speed data channel with the receive-side  
7 data clock.
- 1 15. The method of claim 14 wherein the step of receiving a receive-side symbol clock  
2 comprises:  
3 recovering the receive-side symbol clock from the receive-side low-speed symbol  
4 channel.
- 1 16. The method of claim 15 wherein the step of synchronizing the receive-side data clock  
2 to the receive-side symbol clock comprises:  
3 rate-converting the receive-side symbol clock to generate the receive-side data clock.
- 1 17. In an optical fiber communications system, a method for maintaining through-timing  
2 of data transmitted across the communications system, the method comprising:  
3 receiving an electrical high-speed channel transmitted in optical form across the  
4 communications system;  
5 frequency division demultiplexing the electrical high-speed channel into low-speed  
6 channels including at least two low-speed symbol channels;  
7 demodulating each low-speed symbol channel to generate a corresponding low-speed  
8 data channel; and  
9 synchronizing each low-speed data channel to the corresponding low-speed symbol  
10 channel.
- 1 18. The method of claim 17 wherein the low-speed data channels conform to a SONET  
2 protocol.
- 1 19. The method of claim 17 wherein the step of demodulating each low-speed data  
2 channel comprises applying a QAM demodulation to each low-speed data channel.



- 1 20. The method of claim 17 wherein the step of synchronizing each low-speed data  
2 channel to the corresponding low-speed symbol channel comprises:  
3 receiving a symbol clock representative of a timing of the low-speed symbol channel;  
4 synchronizing a data clock to the symbol clock; and  
5 timing the corresponding low-speed data channel with the data clock.
- 1 21. The method of claim 20 wherein the step of receiving a symbol clock comprises:  
2 recovering the symbol clock from the received low-speed symbol channel.
- 1 22. The method of claim 21 wherein the step of receiving a symbol clock further  
2 comprises:  
3 phase-locking the recovered symbol clock to the low-speed symbol channel.
- 1 23. The method of claim 21 wherein the step of synchronizing the data clock to the  
2 symbol clock comprises:  
3 rate-converting the symbol clock to generate the data clock.
- 1 24. The method of claim 20 wherein the step of synchronizing the data clock to the  
2 symbol clock comprises:  
3 phase-locking the data clock to the symbol clock.
- 1 25. The method of claim 20 wherein the step of timing the corresponding low-speed data  
2 channel with the data clock comprises:  
3 recovering symbols from the low-speed symbol channel;  
4 buffering the recovered symbols;  
5 converting the recovered symbols to data; and  
6 transmitting the data according to the data clock to generate the low-speed data  
7 channel.
- 1 26. An optical fiber communications system for maintaining through-timing of data  
2 transmitted across the communications system, the communications system comprising:  
3 a modulator for modulating each of at least two low-speed data channels to generate a  
4 corresponding low-speed symbol channel;  
5 a synchronizer coupled to the modulator for synchronizing each low-speed symbol  
6 channel to the corresponding low-speed data channel; and

7 a frequency division multiplexer coupled to the modulator for frequency division  
8 multiplexing the low-speed symbol channels to produce an electrical high-  
9 speed channel for transmission in optical form across the communications  
10 system.

1 27. The communications system of claim 26 wherein the low-speed data channels  
2 conform to a SONET protocol.

1 28. The communications system of claim 26 wherein the low-speed data channels are  
2 characterized by at least two different data rates.

1 29. The communications system of claim 26 wherein the low-speed data channels are  
2 characterized by at least two different communications protocols.

1 30. The communications system of claim 26 wherein the modulator comprises:  
2 a QAM modulator for applying a QAM modulation to each low-speed data channel.

1 31. The communications system of claim 26 wherein the modulator comprises:  
2 at least two modulators in parallel for applying at least two different types of  
3 modulation to the low-speed data channels.

1 32. The communications system of claim 26 wherein:  
2 the synchronizer is further for receiving a data clock representative of a timing of the  
3 low-speed data channel and synchronizing a symbol clock to the data clock;  
4 and  
5 the modulator includes a timing control input coupled to receive the symbol clock  
6 from the synchronizer for timing the corresponding low-speed symbol channel  
7 with the symbol clock.

1 33. The communications system of claim 32 further comprising:  
2 a clock recovery module coupled to transmit the data clock to the synchronizer, the  
3 clock recovery module for recovering the data clock from the received low-  
4 speed data channel.

1 34. The communications system of claim 33 wherein the clock recovery module includes:  
2 a phase-locked loop for phase-locking the recovered data clock to the low-speed data  
3 channel.

- 1 35. The communications system of claim 33 wherein the synchronizer comprises:  
2 a rate-converter for rate-converting the data clock to generate the symbol clock.
- 1 36. The communications system of claim 32 wherein the synchronizer comprises:  
2 a phase-locked loop for phase-locking the symbol clock to the data clock.
- 1 37. The communications system of claim 32 wherein the modulator comprises:  
2 a data recovery module for recovering data from the low-speed data channel; and  
3 a buffer coupled to the data recovery module for buffering the recovered data.
- 1 38. The communications system of claim 26 further comprising:  
2 an E/O converter coupled to the frequency division multiplexer for converting the  
3 electrical high-speed channel to an optical high-speed channel suitable for  
4 transmission across an optical fiber;  
5 an O/E converter for receiving the transmitted optical high-speed channel and  
6 converting the received optical high-speed channel to a receive-side electrical  
7 high-speed channel;  
8 a frequency division demultiplexer coupled to the O/E converter for frequency  
9 division demultiplexing the receive-side electrical high-speed channel into  
10 receive-side low-speed channels including at least two receive-side low-speed  
11 symbol channels;  
12 a demodulator coupled to the frequency division demultiplexer for demodulating each  
13 receive-side low-speed symbol channel to generate a corresponding receive-  
14 side low-speed data channel; and  
15 a receive-side synchronizer coupled to the demodulator for synchronizing each  
16 receive-side low-speed data channel to the corresponding receive-side low-  
17 speed symbol channel.
- 1 39. The communications system of claim 38 wherein:  
2 the receive-side synchronizer is further for receiving a receive-side symbol clock  
3 representative of a timing of the receive-side low-speed symbol channel and  
4 synchronizing a receive-side data clock to the receive-side symbol clock; and

5 the demodulator includes a timing control input coupled to receive the receive-  
6 side data clock from the receive-side synchronizer for timing the  
7 corresponding receive-side low-speed data channel with the receive-side data  
8 clock.

1 40. The communications system of claim 39 further comprising:  
2 a clock recovery module coupled to transmit the receive-side symbol clock to the  
3 receive-side synchronizer, the clock recovery module for recovering the  
4 receive-side symbol clock from the receive-side low-speed symbol channel.

1 41. The communications system of claim 40 wherein the receive-side synchronizer  
2 comprises:  
3 a rate-converter for rate-converting the receive-side symbol clock to generate the  
4 receive-side data clock.

1 42. An optical fiber communications system for maintaining through-timing of data  
2 transmitted across the communications system, the communications system comprising:  
3 a frequency division demultiplexer for frequency division demultiplexing an electrical  
4 high-speed channel transmitted across the communications system in optical  
5 form into low-speed channels including at least two low-speed symbol  
6 channels;  
7 a demodulator coupled to the frequency division demultiplexer for demodulating each  
8 low-speed symbol channel to generate a corresponding low-speed data  
9 channel; and  
10 a synchronizer coupled to the demodulator for synchronizing each low-speed data  
11 channel to the corresponding low-speed symbol channel.

1 43. The communications system of claim 42 wherein the low-speed data channels  
2 conform to a SONET protocol.

1 44. The communications system of claim 42 wherein the demodulator comprises:  
2 a QAM demodulator for applying a QAM demodulation to each low-speed data  
3 channel.

1 45. The communications system of claim 42 wherein:

2           the synchronizer is further for receiving a symbol clock representative of a  
3           timing of the low-speed symbol channel and synchronizing a data clock to the  
4           symbol clock; and  
5       the demodulator includes a timing control input coupled to receive the data clock  
6           from the synchronizer for timing the corresponding low-speed data channel  
7           with the data clock

1   46.   The communications system of claim 45 further comprising:  
2           a clock recovery module coupled to transmit the symbol clock to the synchronizer, the  
3           clock recovery module for recovering the symbol clock from the received low-  
4           speed symbol channel.

1   47.   The communications system of claim 46 wherein the clock recovery module includes:  
2           a phase-locked loop for phase-locking the recovered symbol clock to the low-speed  
3           symbol channel.

1   48.   The communications system of claim 46 wherein the synchronizer comprises:  
2           a rate-converter for rate-converting the symbol clock to generate the data clock.

1   49.   The communications system of claim 45 wherein the synchronizer comprises:  
2           a phase-locked loop for phase-locking the data clock to the symbol clock.

1   50.   The communications system of claim 45 wherein the demodulator comprises:  
2           a data recovery module for recovering symbols from the low-speed symbol channel;  
3           and  
4           a buffer coupled to the data recovery module for buffering the recovered symbols.

FIG. 1A




FIG. 1B

2/10




FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C






FIG. 4A










FIG. 4B












FIG. 7B

FIG. 8A





According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>US 5 878 088 A (RAMASWAMY KUMAR ET AL) 2 March 1999 (1999-03-02)</p> <p>column 1, line 5 - line 26 column 1, line 41 -column 2, line 54 column 3, line 14 -column 5, line 27; figure 1 column 14, line 13 - line 42; figure 9</p>	<p>1,5, 7-12, 14-17, 19-26, 30, 32-37, 39-42, 44-50</p>

☐ Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

**\* Special categories of cited documents :**

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*G\* document member of the same patent family

Date of the actual completion of the international search

25 June 2001

Date of mailing of the international search report

02/07/2001

Name and mailing address of the ISA:

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax (+31-70) 340-3016

Authorized officer

Roldán Andrade, J



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☒ **BLACK BORDERS**

☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**

☐ **FADED TEXT OR DRAWING**

☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**

☐ **SKewed/SLANTED IMAGES**

☒ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**

☐ **GRAY SCALE DOCUMENTS**

☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**

☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**

☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**